


IGBT SIP Module (Short Circuit Rated Ultrafast IGBT)



IMS-2

PRODUCT SUMMARY					
OUTPUT CURRENT IN A TYPICAL 20 kHz MOTOR DRIVE					
I_{RMS} per phase (1.94 kW total) with $T_C = 90 ^{\circ}C$	6.7 A _{RMS}				
T _J	125 °C				
Supply voltage	360 V _{DC}				
Power factor	0.8				
Modulation depth (see fig. 1)	115 %				
V _{CE(on)} (typical) at I _C = 6.0 A, 25 °C	1.72 V				
Package	SIP				
Circuit	Three Phase Inverter				

FEATURES





COMPLIANT

• Fully isolated printed circuit board mount

- package
- · Switching-loss rating includes all "tail" losses
- HEXFRED® soft ultrafast diodes
- UL approved file E78996
- · Designed and qualified for industrial level
- Material categorization: For definitions of compliance please see www.vishay.com/doc?99912

DESCRIPTION

The IGBT technology is the key to Vishay's Semiconductors advanced line of IMS (Insulated Metal Substrate) power modules. These modules are more efficient than comparable bipolar transistor modules, while at the same time having the simpler gate-drive requirements of the familiar power MOSFET. This superior technology has now been coupled to a state of the art materials system that maximizes power throughput with low thermal resistance. This package is highly suited to motor drive applications and where space is at a premium.

ABSOLUTE MAXIMUM RATINGS					
PARAMETER	SYMBOL	TEST CONDITIONS	MAX.	UNITS	
Collector to emitter voltage	V _{CES}		600	V	
0 11 11 11 11 11 11 11 11 11 11 11 11 11	I _C	T _C = 25 °C	11	A	
Continuous collector current, each IGBT		T _C = 100 °C	6.0		
Pulsed collector current	Ісм	Repetitive rating; $V_{GE} = 20 \text{ V}$, pulse width limited by maximum junction temperature See fig. 20	22	А	
Clamped inductive load current	I _{LM}	V_{CC} = 80 % (V_{CES}), V_{GE} = 20 V, L = 10 μH, R _G = 22 Ω See fig. 19	22	А	
Diode continuous forward current	I _F	T _C = 100 °C	6.1	Α	
Diode maximum forward current	I _{FM}		22	Α	
Short circuit withstand time	t _{SC}		10	μs	
Gate to emitter voltage	V_{GE}		± 20	V	
Isolation voltage	V _{ISOL}	Any terminal to case, t = 1 minute	2500	V _{RMS}	
Marian and Mariantina and IODT	P _D	T _C = 25 °C	36	W	
Maximum power dissipation, each IGBT P		T _C = 100 °C	14	VV	
Operating junction and storage temperature range	T _J , T _{Stg}	- 40 to		°C	
Soldering temperature		For 10 s, (0.063" (1.6 mm) from case)	300]	
Mounting torque		6-32 or M3 screw	5 to 7 (0.55 to 0.8)	lbf · in (N · m)	





THERMAL AND MECHANICAL SPECIFICATIONS						
PARAMETER	SYMBOL	TYP.	MAX.	UNITS		
Junction to case, each IGBT, one IGBT in conduction	R _{thJC} (IGBT)	-	3.5			
Junction to case, each DIODE, one DIODE in conduction	R _{thJC} (DIODE)	-	5.5	°C/W		
Case to sink, flat, greased surface	R _{thCS} (MODULE)	0.10	-			
Weight of module		20	-	g		
weight of module		0.7	-	oz.		

ELECTRICAL SPECIFICATIONS (T _J = 25 °C unless otherwise specified)							
PARAMETER	SYMBOL	TEST CONDITIONS		MIN.	TYP.	MAX.	UNITS
Collector to emitter breakdown voltage	V _{(BR)CES} (1)	V _{GE} = 0 V, I _C = 250 μA		600	-	-	V
Temperature coeff. of breakdown voltage	$\Delta V_{(BR)CES}/\Delta T_J$	V _{GE} = 0 V, I _C = 1.0 mA		-	0.45	-	V/°C
Collector to emitter saturation voltage		I _C = 6.0 A		-	1.72	2.10	V
	V _{CE(on)}	I _C = 11 A	V _{GE} = 15 V	-	2.00	-	
	- GE(GH)	I _C = 6.0 A, T _J = 150 °C	See fig. 2, 5	-	1.60	-	
Gate threshold voltage	V _{GE(th)}	$V_{CE} = V_{GE}, I_C = 250 \mu A$		3.0	-	6.0	
Temperature coeff. of threshold voltage	$\Delta V_{GE(th)}/\Delta T_{J}$			-	- 13	-	mV/°C
Forward transconductance	g _{fe} (2)	V _{CE} = 100 V, I _C = 12 A		3.0	6.0	-	S
Zero gate voltage collector current	I _{CES}	$V_{GE} = 0 \text{ V}, V_{CE} = 600 \text{ V}$		-	-	250	μA
	020	V _{GE} = 0 V, V _{CE} = 600 V, T _J = 150 °C	-	-	2500		
Diode forward voltage drop	V	I _C = 12 A	See fig. 13	-	1.4	1.7	V
	V_{FM}	I _C = 12 A, T _J = 150 °C		-	1.3	1.6	V
Gate to emitter leakage current	I _{GES}	V _{GE} = ± 20 V		-	-	± 100	nA

Notes

 $^{^{(1)}~}$ Pulse width $\leq 80~\mu s,~duty~factor \leq 0.1~\%$

⁽²⁾ Pulse width 5.0 µs; single shot





PARAMETER	SYMBOL	7	EST CONDI	TIONS	MIN.	TYP.	MAX.	UNITS
Total gate charge (turn-on)	Qg	I _C = 6 A		-	61	91		
Gate to emitter charge (turn-on)	Q _{ge}	V _{CC} = 400 V	_ -		-	7.4	11	nC
Gate to collector charge (turn-on)	Q_{gc}	See fig. 8			-	27	40	
Turn-on delay time	t _{d(on)}				-	55	-	
Rise time	t _r	T _{.1} = 25 °C	T ₁ = 25 °C			24	-	n
Turn-off delay time	t _{d(off)}	I _C = 6.0 A, V			-	107	160	ns -
Fall time	t _f	$V_{GE} = 15 \text{ V}, \text{ I}$	R_G = 23 Ω es include "tai	l" and diode	-	92	140	
Turn-on switching loss	E _{on}	reverse reco		and diode	-	0.28	-	
Turn-off switching loss	E _{off}	See fig. 9, 10	0, 18		-	0.10	-	mJ
Total switching loss	E _{ts}				-	0.39	0.50	
Short circuit withstand time	t _{SC}	$V_{CC} = 360 \text{ V}, T_J = 125 \text{ °C}$ $V_{GE} = 15 \text{ V}, R_G = 23 \Omega, V_{CPK} < 500 \text{ V}$		10	-	-	μs	
Turn-on delay time	t _{d(on)}	T _J = 150 °C			-	54	-	
Rise time	t _r	$I_{\rm C} = 6.0 \text{ A, V}$	I _C = 6.0 A, V _{CC} = 480 V			24	-	- ns
Turn-off delay time	t _{d(off)}	V_{GE} = 15 V, R_{G} = 23 Ω Energy losses include "tail" and diode reverse recovery		-	161	-		
Fall time	t _f			-	244	-		
Total switching loss	E _{ts}	See fig. 10,	See fig. 10, 11, 18		-	0.60	-	mJ
Input capacitance	C _{ies}	V _{GE} = 0 V	Vor = 0 V		-	740	-	
Output capacitance	C _{oes}	$V_{CC} = 30 \text{ V}$		See fig. 7	-	100	-	pF
Reverse transfer capacitance	C _{res}	f = 1.0 MHz			-	9.3	-	
		T _J = 25 °C	0 - 5 - 44	-	42	60		
Diode reverse recovery time	t _{rr}	$T_J = 125 ^{\circ}\text{C}$ See fig. 1	See fig. 14		-	80	120	ns
Diode peak reverse recovery		$T_J = 25 ^{\circ}\text{C}$ $T_J = 125 ^{\circ}\text{C}$ See fig. 15	15 I _F = 12 A V _B = 200 V	-	3.5	6.0		
current	I _{rr}			-	5.6	10	A	
Diada waxaa waa ahaa ahaa ah	0	T _J = 25 °C	dI/dt = 2	v _R = 200 v dl/dt = 200 A/μs	-	80	180	200
Diode reverse recovery charge	Q _{rr}	T _J = 125 °C See fig. 16		-	220	600	nC	
Diode peak rate of fall of recovery	ما الم	T _J = 25 °C			-	180	-	Δ/115
during t _b	dI _{(rec)M} /dt	T _J = 125 °C See fig. 17		-	120	-	− A/µs	




Fig. 1 - Typical Load Current vs. Frequency (Load Current = I_{RMS} of Fundamental)




Fig. 2 - Typical Output Characteristics




Fig. 4 - Maximum Collector Current vs. Case Temperature




Fig. 3 - Typical Transfer Characteristics




Fig. 5 - Typical Collector to Emitter Voltage vs. Junction Temperature






Fig. 6 - Maximum Effective Transient Thermal Impedance, Junction to Case




Fig. 7 - Typical Capacitance vs. Collector to Emitter Voltage




Fig. 8 - Typical Gate Charge vs. Gate to Emitter Voltage




Fig. 9 - Typical Switching Losses vs. Gate Resistance




Fig. 10 - Typical Switching Losses vs. Junction Temperature






Fig. 11 - Typical Switching Losses vs. Collector to Emitter Current




Fig. 12 - Turn-Off SOA




Fig. 13 - Maximum Forward Voltage Drop vs. Instantaneous Forward Current






Fig. 14 - Typical Reverse Recovery Time vs. dl_F/dt




Fig. 16 - Typical Stored Charge vs. dl_F/dt




Fig. 15 - Typical Recovery Current vs. dI_F/dt




Fig. 17 - Typical dl_{(rec)M}/dt vs dl_F/dt






Fig. 18a - Test Circuit for Measurements of I_{LM} , E_{on} , $E_{off(diode)}$, t_{rr} , Q_{rr} , I_{rr} , $t_{d(on)}$, t_r , $t_{d(off)}$, t_f




Fig. 18b - Test Waveforms for Circuit of Fig. 18a, Defining $E_{\text{off}},\,t_{\text{d(off)}},\,t_{\text{f}}$




Fig. 18c - Test Waveforms for Circuit of Fig. 18a, Defining E_{on} , $t_{d(on)}$, t_{r}




Fig. 18d - Test Waveforms for Circuit of Fig. 18a, Defining E_{rec} , t_{rr} , Q_{rr} , I_{rr}





Fig. 18e - Macro Waveforms for Figure 18a's Test Circuit









Fig. 19 - Clamped Inductive Load Test Circuit

Fig. 20 - Pulsed Collector Current Test Circuit

CIRCUIT CONFIGURATION




LINKS TO RELATED DOCUMENTS				
Dimensions	www.vishay.com/doc?95066			



IMS-2 (SIP)

DIMENSIONS in millimeters (inches)



IMS-2 Package Outline (13 Pins)

Notes

- $^{(1)}$ Tolerance uless otherwise specified \pm 0.254 mm (0.010")
- (2) Controlling dimension: inch
- (3) Terminal numbers are shown for reference only

Document Number: 95066 Revision: 30-Jul-07



Legal Disclaimer Notice

Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and/or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.

Material Category Policy

Vishay Intertechnology, Inc. hereby certifies that all its products that are identified as RoHS-Compliant fulfill the definitions and restrictions defined under Directive 2011/65/EU of The European Parliament and of the Council of June 8, 2011 on the restriction of the use of certain hazardous substances in electrical and electronic equipment (EEE) - recast, unless otherwise specified as non-compliant.

Please note that some Vishay documentation may still make reference to RoHS Directive 2002/95/EC. We confirm that all the products identified as being compliant to Directive 2002/95/EC conform to Directive 2011/65/EU.

Vishay Intertechnology, Inc. hereby certifies that all its products that are identified as Halogen-Free follow Halogen-Free requirements as per JEDEC JS709A standards. Please note that some Vishay documentation may still make reference to the IEC 61249-2-21 definition. We confirm that all the products identified as being compliant to IEC 61249-2-21 conform to JEDEC JS709A standards.

Revision: 02-Oct-12 Document Number: 91000