

FDD8870 / FDU8870 N-Channel PowerTrench[®] MOSFET 30V, 160A, $3.9m\Omega$

General Description

This N-Channel MOSFET has been designed specifically to improve the overall efficiency of DC/DC converters using either synchronous or conven tional swit ching PW M controllers. It has been optimized for low gate charge, low $r_{\text{DS}(\text{ON})}$ and fast switching speed.

ApplicationsDC/DC converters

Features • r_{DS(ON)} = 3.9mΩ V_{GS} = 10V, I_D = 35A

- r_{DS(ON)} = 4.4mΩ, V_{GS} = 4.5V, I_D = 35A
- High performance trench technology for extremely low $\ensuremath{^r\text{DS(ON)}}$
- · Low gate charge
- High power and current handling capability



D



I-PAK (TO-251AA)



MOSFET Maximum Ratings T_C = 25°C unless otherwise noted

Symbol	Parameter	Ratings	Units	
V _{DSS}	Drain to Source Voltage	30	V	
V _{GS}	Gate to Source Voltage	±20	V	
ID	Drain Current			
	Continuous ($T_C = 25^{\circ}C$, $V_{GS} = 10V$) (Note 1)	160	А	
	Continuous (T _C = 25° C, V _{GS} = 4.5V) (Note 1)	150	Α	
	Continuous (T_{amb} = 25°C, V_{GS} = 10V, with $R_{\theta JA}$ = 52°C/W)	21	Α	
	Pulsed	Figure 4	Α	
E _{AS}	Single Pulse Avalanche Energy (Note 2)	690	mJ	
P _D	Power dissipation	160	W	
	Derate above 25°C	1.07	W/ºC	
T _J , T _{STG}	Operating and Storage Temperature	-55 to 175	°C	

GDS

Thermal Characteristics


$R_{ extsf{ heta}JC}$	Thermal Resistance Junction to Case TO-252, TO-251	0.94	°C/W
R_{\thetaJA}	Thermal Resistance Junction to Ambient TO-252, TO-251	100	°C/W
R_{\thetaJA}	Thermal Resistance Junction to Ambient TO-252, 1in ² copper pad area	52	°C/W


March 2015

v		ng Device Package Reel Size		Reel Size	Tape Width		Quar	ntity	
		FDD8870	DD8870 TO-252AA 13"	13"	16mm		2500 units		
FDU8	FDU8870 FDU8870		TO-251AA	Tube	N/A		75 units		
	al Chara	acteristics T _C = 25°C					1	I	
Symbol		Parameter	Test Co	onditions	Min	Тур	Мах	Unit	
Off Chara	cteristics	5							
B _{VDSS}	Drain to So	ource Breakdown Voltage	I _D = 250μA, V _G	_S = 0V	30	-	-	V	
				V _{DS} = 24V		-	1		
DSS	Zero Gate	Voltage Drain Current	$V_{GS} = 0V$	T _C = 150 ^o C	-	-	250	μA	
I _{GSS}	Gate to Source Leakage Current		V _{GS} = ±20V		-	-	±100	nA	
		-			ı				
	cteristics								
V _{GS(TH)}	Gate to So	urce Threshold Voltage	$V_{GS} = V_{DS}, I_D =$		1.2	-	2.5	V	
	Drain to Source On Resistance		I _D = 35A, V _{GS} :		-	0.0032	0.0039		
r _{DS(ON)}			I _D = 35A, V _{GS} :		-	0.0036	0.0044	Ω	
D3(0N)			I _D = 35A, V _{GS} : T _J = 175 ^o C	= 10V,	-	0.0051	0.0063		
Dynamic	Characte	ristics							
C _{ISS}	Input Capa	citance		a) (-	5160	-	pF	
C _{OSS}	Output Ca	pacitance	$V_{DS} = 15V, V_{G}$	_S = 0V,	-	990	-	pF	
C _{RSS}	Reverse Tr	Reverse Transfer Capacitance		f = 1MHz		590	-	pF	
R _G	Gate Resis	te Resistance V _{GS} = 0.5V, f = 1MHz		-	2.1	-	Ω		
Q _{g(TOT)}	Total Gate	Charge at 10V	V _{GS} = 0V to 10		-	91	118	nC	
Q _{g(5)}	Total Gate	Charge at 5V	$V_{GS} = 0V$ to 5V	'	-	48	62	nC	
Q _{g(TH)}	Threshold	Gate Charge	V _{GS} = 0V to 1V	$V_{DD} = 15V$	-	5	6.5	nC	
Q _{gs}	Gate to So	urce Gate Charge		I _D = 35A I _a = 1.0mA	-	14	-	nC	
Q _{gs2}	Gate Char	ge Threshold to Plateau		'g I.OIIIA	-	9	-	nC	
Q _{gd}	Gate to Dr	ain "Miller" Charge			-	18	-	nC	
	Charact	eristics (V _{GS} = 10V)							
ON	Turn-On Ti	me			-	-	139	ns	
td(ON)	Turn-On D	elay Time			-	9	-	ns	
<u> </u>	Rise Time		V _{DD} = 15V, I _D =	= 35A	-	83	-	ns	
d(OFF)	Turn-Off D	elay Time	$V_{GS} = 10V, R_{GS} = 3.3\Omega$		-	83	-	ns	
t _f	Fall Time					42	-	ns	
OFF	Turn-Off Ti	me	-		-	-	189	ns	
	Irce Diod	e Characteristics	1				. <u> </u>		
V _{SD}		Drain Diode Voltage	I _{SD} = 35A		-	-	1.25	V	
· 3D			I _{SD} = 15A		-	-	1.0	V	
t _{rr}	Reverse R	ecovery Time	I_{SD} = 35A, d I_{SD}	₀/dt = 100A/μs	-	-	37	ns	
	Reverse Recovered Charge		I _{SD} = 35A, dI _{SD}						


Notes: 1: Package current limitation is 35A. 2: Starting T_J = 25°C, L = 1.77mH, I_{AS} = 28A, V_{DD} = 27V, V_{GS} = 10V.

FDD8870 / FDU8870






©20048Fairchild Semiconductor Corporation



©2004 Fairchild Semiconductor Corporation



FDD8870 / FDU8870

 V_{DD}

Figure 16. Unclamped Energy Waveforms




Figure 18. Gate Charge Waveforms




Figure 15. Unclamped Energy Test Circuit




Figure 17. Gate Charge Test Circuit




Figure 19. Switching Time Test Circuit

Thermal Resistance vs. Mounting Pad Area

The max imum rated junct ion temperature, T $_{JM}$, and t he thermal resistance of the heat dissipating path determines the maximum allowable device power dissipation, P_{DM}, in an application. Therefore t he application's ambient temperature, T_A (^oC), and thermal resistance R_{0JA} (^oC/W) must be rev iewed to ensure that T_{JM} is never ex ceeded. Equation 1 mathematically represents the relationship and serves as the basis for establishing the rating of the part.

$$P_{DM} = \frac{(T_{JM} - T_A)}{R_{\theta JA}}$$
(EQ. 1)

In us ing surf ace m ount dev ices s uch as t he T O-252 package, the environment in which it is applied will have a significant inf luence on t he part's cur rent and m aximum power dissipation ratings. Precise determination of P_{DM} is complex and influenced by many factors:

- 1. Mounting pad area onto which the device is attached and whether there is copper on one side or both sides of the board.
- 2. The number of copper layers and the thickness of the board.
- 3. The use of external heat sinks.
- 4. The use of thermal vias.
- 5. Air flow and board orientation.
- For non steady state applications, the pulse width, the duty cycle and the transient thermal response of the part, the board and the environment they are in.

Fairchild provides t hermal i nformation t o as sist the designer's preliminary application evaluat ion. F igure 21 defines the R $_{\theta,JA}$ f or the device as a function of the top copper (component s ide) area. T his is f or a horizont ally positioned FR-4 board with 1oz copper after 1000 seconds of steady state power with no air flow. This graph provides the necessary information for calculation of the steady state junction temperature or power dissipat ion. P ulse applications can be ev aluated us ing t he F airchild device Spice thermal model or m anually utilizing the norm alized maximum transient thermal impedance curve.


Thermal resistances corresponding to other copper areas can be obt ained from Figure 21 or by calc ulation using Equation 2 or 3. Equation 2 is used for copper area defined in inches square and equation 3 is for area in centimeters square. The area, in square inches or square centimeters is the top copper area including the gate and source pads.

$$R_{\theta JA} = 33.32 + \frac{23.84}{(0.268 + Area)}$$
 (EQ. 2)


Area in Inches Squared

$$R_{\theta JA} = 33.32 + \frac{154}{(1.73 + Area)}$$
(EQ. 3)


Area in Centimeters Squared




FDD8870 / FDU8870




SABER Electrical Model




DD8870 / FDU8870



©2008 Fairchild Semiconductor Corporation





* Trademarks of System General Corporation, used under license by Fairchild Semiconductor.

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. TO OBTAIN THE LATEST, MOST UP-TO-DATE DATASHEET AND PRODUCT INFORMATION, VISIT OUR WEBSITE AT <u>HTTP://WWW.FAIRCHILDSEMI.COM</u>, FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

AUTHORIZED USE

Unless otherwise specified in this data sheet, this product is a standard commercial product and is not intended for use in applications that require extraordinary levels of quality and reliability. This product may not be used in the following applications, unless specifically approved in writing by a Fairchild officer: (1) automotive or other transportation, (2) military/aerospace, (3) any safety critical application – including life critical medical equipment – where the failure of the Fairchild product reasonably would be expected to result in personal injury, death or property damage. Customer's use of this product is subject to agreement of this Authorized Use policy. In the event of an unauthorized use of Fairchild's product, Fairchild accepts no liability in the event of product failure. In other respects, this product shall be subject to Fairchild's Worldwide Terms and Conditions of Sale, unless a separate agreement has been signed by both Parties.

ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.fairchildsemi.com, under Terms of Use

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufacturers of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed applications, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handling and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address any warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

PRODUCT STATUS DEFINITIONS

Definition of Terms				
Datasheet Identification	Product Status	Definition		
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.		
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.		
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.		
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.		

Rev. 176