January 2015



FAN3111 — Single 1A High-Speed, Low-Side Gate Driver

Features

- 1.4 A Peak Sink / Source at V_{DD} = 12 V
- 1.1 A Sink / 0.9 A Source at V_{OUT} = 6 V
- 4.5 to 18 V Operating Range
- FAN3111C Compatible with FAN3100C Footprint
- Two Input Configurations:
- Dual CMOS Inputs Allow Configuration as Non-Inverting or Inverting with Enable Function
- Single Non-Inverting, Low-Voltage Input for Compatibility with Low-Voltage Controllers
- Small Footprint Facilitates Distributed Drivers for Parallel Power Devices
- 15 ns Typical Delay Times
- 9 ns Typical Rise / 8 ns Typical Fall times with 470 pF Load
- 5-Pin SOT23 Package
- Rated from –40°C to 125°C Ambient

Applications


- Switch-Mode Power Supplies
- Synchronous Rectifier Circuits
- Pulse Transformer Driver
- Logic to Power Buffer
- Motor Control



The FAN3111 1A gate driver is designed to drive an Nchannel enhancement-mode MOSFET in low-side switching applications.

Two input options are offered: FAN3111C has dual CMOS inputs with thresholds referenced to V_{DD} for use with PWM controllers and other input-signal sources that operate from the same supply voltage as the driver. For use with low-voltage controllers and other input-signal sources that operate from a lower supply voltage than the driver, that supply voltage may also be used as the reference for the input thresholds of the FAN3111E. This driver has a single, non-inverting, low-voltage input plus a DC input V_{XREF} for an external reference voltage in the range 2 to 5 V.

The FAN3111 is available in a lead-free finish industrystandard 5-pin SOT23.



Ordering Information

Part Number	Input Threshold	Package	Packing Method	Quantity per Reel
FAN3111CSX	CMOS	5-Pin SOT23	Tape & Reel	3,000
FAN3111ESX	External	5-Pin SOT23	Tape & Reel	3,000

Thermal Characteristics⁽¹⁾

Package	$\Theta_{JL}^{(2)}$	$\Theta_{JT}^{(3)}$	$\Theta_{JA}^{(4)}$	${\Psi_{JB}}^{(5)}$	$\Psi_{JT}^{(6)}$	Units
5-Pin SOT23	58	102	161	53	6	°C/W

Notes:

- 1. Estimates derived from thermal simulation; actual values depend on the application.
- 2. Theta_JL (Θ_{JL}): Thermal resistance between the semiconductor junction and the bottom surface of all the leads (including any thermal pad) that are typically soldered to a PCB.
- 3. Theta_JT (Θ_{JT}): Thermal resistance between the semiconductor junction and the top surface of the package, assuming it is held at a uniform temperature by a top-side heatsink.
- Theta_JA (Θ_{JA}): Thermal resistance between junction and ambient, dependent on the PCB design, heat sinking, and airflow. The value given is for natural convection with no heatsink using a 2S2P board,, as specified in JEDEC standards JESD51-2, JESD51-5, and JESD51-7, as appropriate.
- 5. Psi_JB (Ψ_{JB}): Thermal characterization parameter providing correlation between semiconductor junction temperature and an application circuit board reference point for the thermal environment defined in Note 4. For the MLP-8 package, the board reference is defined as the PCB copper connected to the thermal pad and protruding from either end of the package. For the SOIC-8 package, the board reference is defined as the PCB copper adjacent to pin 6.
- 6. Psi_JT (Ψ_{JT}): Thermal characterization parameter providing correlation between the semiconductor junction temperature and the center of the top of the package for the thermal environment defined in Note 4.

FIII Del	initions				
Pin #	Name	Description			
1	VDD	Supply Voltage. Provides power to the IC.			
2	GND	round. Common ground reference for input and output circuits.			
3	IN+	Ion-Inverting Input. Connect to VDD to enable output.			
4	IN–	N- FAN3111C Inverting Input. Connect to GND to enable output.			
		FAN3111E External Reference Voltage. Reference for input thresholds, 2 V to 5 V.			
5	OUT	Gate Drive Output. Held low unless required inputs are present.			


Pin Definitions

Output Logic with Dual-Input Configuration

IN+	IN-	OUT
0(7)	0	0
0(7)	1 ⁽⁷⁾	0
1	0	1
1	1 ⁽⁷⁾	0

Note:

7. Default input signal if no external connection is made.



FAN3111 — Single 1A High-Speed, Low-Side Gate Driver

Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter			Min.	Max.	Unit
V _{DD}	VDD to GND			-0.3	20.0	V
V	Voltage on IN to CND	FAN3111C		-0.3	V _{DD} + 0.3	V
V _{IN}	Voltage on IN to GND	FAN3111E		-0.3	V _{XREF} +0.3	V
V _{XREF}	Voltage on XREF to GND	FAN3111E		-0.3	5.5	V
Vout	Voltage on OUT to GND				V _{DD} +0.3	V
TL	Lead Soldering Temperature (10 Seconds)				+260	°C
TJ	Junction Temperature				+150	°C
T _{STG}	Storage Temperature			-65	+150	°C

Recommended Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to Absolute Maximum Ratings.

Symbol	Parameter		Min.	Max.	Unit
V _{DD}	Supply Voltage Range		4.5	18.0	V
M		AN3111C	0	V _{DD}	V
Vin	Input Voltage IN	AN3111E	0	V _{XREF}	V
V _{XREF}	External Reference Voltage XREF FAN3111E		2.0	5.0	V
T _A	Operating Ambient Temperature			+125	°C

Electrical Characteristics


Unless otherwise noted, V_{DD} = 12 V, V_{XREF} = 3.3 V, T_J = -40°C to +125°C. Currents are defined as positive into the device and negative out of the device.


Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
Supply						
V _{DD}	Operating Range		4.5		18.0	V
I _{DD}	Static Supply Current	Inputs Not Connected		5	10	μA
Inputs (FA	N3111C)	·				
V_{IL_C}	IN Logic, Low-Voltage Threshold		30	38		$%V_{DD}$
V_{IH_C}	IN Logic, High-Voltage Threshold			55	70	$%V_{DD}$
I _{INL}	IN Current, Low	IN from 0 to V _{DD}	-1		175	μA
I _{INH}	IN Current, High	IN from 0 to V _{DD}	-175		1	μA
V _{HYS_C}	Input Hysteresis Voltage			17		%V _{DD}
Inputs (FA	N3111E)					
V_{IL_E}	IN Logic, Low-Voltage Threshold		25	30		%V _{XREF}
V _{IH_E}	IN Logic, High-Voltage Threshold			50	60	%V _{XREF}
I _{INL}	IN Current, Low	IN from 0 to V _{XREF}	-1		50	μA
I _{INH}	IN Current, High	IN from 0 to V _{XREF}	-50		1	μA
V_{HYS_E}	Input Hysteresis Voltage			20		%V _{XREF}
Output						
I _{SINK}	OUT Current, Mid-Voltage, Sinking ⁽⁸⁾	OUT at $V_{DD}/2$, C _{LOAD} = 47nF, f = 1KHz		1.1		A
ISOURCE	OUT Current, Mid-Voltage, Sourcing ⁽⁸⁾	OUT at $V_{DD}/2$, C _{LOAD} = 47nF, f = 1KHz		-0.9		A
I _{PK_SINK}	OUT Current, Peak, Sinking ⁽⁸⁾	$C_{LOAD} = 47 nF$, f = 1KHz		1.4		А
IPK_SOURCE	OUT Current, Peak, Sourcing ⁽⁸⁾	$C_{LOAD} = 47 nF$, f = 1KHz		-1.4		А
t _{RISE}	Output Rise Time ⁽⁹⁾	$C_{LOAD} = 470 pF$		9	18	ns
t _{FALL}	Output Fall Time ⁽⁹⁾	$C_{LOAD} = 470 pF$		8	17	ns
		FAN3111C : 0 - 12V _{IN} , 1V/ns Slew Rate		45		
t _{D1} , t _{D2}	Output Prop. Delay ⁽⁹⁾	FAN3111E : 0 - 3.3V _{IN} , 1V/ns Slew Rate		15	30	ns
I _{RVS}	Output Reverse Current Withstand ⁽⁸⁾			250	1	mA


Notes:


8. Not tested in production.


9. See Timing diagrams.













Typical Performance Characteristics Typical characteristics are provided at 25°C, V_{DD} = 12 V, and V_{XREF} = 3.3 V unless otherwise noted. I_{оит} (0.5А /div) V_{OUT} (5V / div) V_{IN} (2V/div) $C_{LOAD} = 47 \text{ nF}$ (3.3V Input) t = 100ns / div







Quasi-Static Source Current (V_{DD}=8V) Figure 32.









Applications Information

The FAN3111 offers CMOS- or logic-level-compatible input thresholds. In the FAN3111C, the logic input thresholds are dependent on the V_{DD} level and, with V_{DD} of 12 V, the logic rising-edge threshold is approximately 55% of V_{DD} and the input falling-edge threshold is approximately 38% of V_{DD}. The CMOS input configuration offers a hysteresis voltage of approximately 17% of V_{DD}. The CMOS inputs can be used with relatively slow edges (approaching DC) if decoupling and bypass techniques good are incorporated in the system design to prevent noise from violating the input-voltage hysteresis window. This allows setting precise timing intervals by fitting an R-C circuit between the controlling signal and the IN pin of the driver. The slow rising edge at the IN pin of the driver introduces a delay between the controlling signal and the OUT pin of the driver.

In the FAN3111E, the input thresholds are dependent on the V_{XREF} voltage that typically is chosen between 2V and 5 V. This range of V_{XREF} allows compatibility with TTL and other logic levels up to 5 V by connecting the XREF pin to the same source as the logic circuit that drives the FAN3111E input stage. The logic rising edge threshold is approximately 50% of V_{XREF} and the input falling-edge threshold is approximately 30% of V_{XREF}. The TTL-like input configuration offers a hysteresis voltage of approximately 20% of V_{XREF}.

Startup Operation

The FAN3111 internal logic is optimized to drive ground referenced N-channel MOSFETs as V_{DD} supply voltage rises during startup operation. As V_{DD} rises from 0V to approximately 2 V, the OUT pin is held LOW by an internal resistor, regardless of the state of the input pins. When the internal circuitry becomes active at approximately 2 V, the output assumes the state commanded by the inputs.

Figure 35 illustrates FAN3111C startup operation with V_{DD} increasing from 0 to 12 V, with the output commanded to the low level (IN+ and IN- tied to ground). Note that OUT is held LOW to maintain an N-channel MOSFET in the OFF state.




Figure 36 illustrates startup operation as V_{DD} increases from 0 to 12 V with the output commanded to the high level (IN+ tied to VDD, IN- tied to GND). This configuration might not be suitable for driving high-side P-channel MOSFETs because the low output voltage of the driver would attempt to turn the P-channel MOSFET on with low V_{DD} levels.





Figure 37 illustrates FAN3111E startup operation with the output commanded to the low level (IN+ tied to ground) and the voltage on XREF ramped from 0 to 3.3 V.



MillerDrive[™] Gate Drive Technology

FAN3111 drivers incorporate the MillerDrive architecture shown in Figure 38 for the output stage, a combination of bipolar and MOS devices capable of providing large currents over a wide range of supply-voltage and temperature variations. The bipolar devices carry the bulk of the current as OUT swings between 1/3 to $2/3 V_{DD}$ and the MOS devices pull the output to the high or low rail.

The purpose of the MillerDrive architecture is to speed up switching by providing the highest current during the Miller plateau region when the gate-drain capacitance of the MOSFET is being charged or discharged as part of the turn-on / turn-off process. For applications with zero voltage switching during the MOSFET turn-on or turn-off interval, the driver supplies high peak current for fast switching even though the Miller plateau is not present. This situation often occurs in synchronous rectifier applications because the body diode is generally conducting before the MOSFET is switched on. The output-pin slew rate is determined by V_{DD} voltage and the load on the output. It is not user adjustable, but if a slower rise or fall time at the MOSFET gate is needed, a series resistor can be added.




Figure 38. MillerDrive™ Output Architecture

V_{DD} Bypass Capacitor Guidelines

To enable this IC to turn a power device on quickly, a local, high-frequency, bypass capacitor C_{BYP} with low ESR and ESL should be connected between the VDD and GND pins with minimal trace length. This capacitor is in addition to bulk electrolytic capacitance of 10 μ F to 47 μ F often found on driver and controller bias circuits.

A typical criterion for choosing the value of C_{BYP} is to keep the ripple voltage on the V_{DD} supply $\leq 5\%$. Often this is achieved with a value ≥ 20 times the equivalent load capacitance C_{EQV}, defined here as Q_{gate}/V_{DD}. Ceramic capacitors of 0.1 µF to 1 µF or larger are common choices, as are dielectrics, such as X5R and X7R, which have good temperature characteristics and high pulse current capability.

If circuit noise affects normal operation, the value of C_{BYP} may be increased to 50-100 times the C_{EQV} or C_{BYP} may be split into two capacitors. One should be a larger value, based on equivalent load capacitance, and the other a smaller value, such as 1-10 nF, mounted closest to the VDD and GND pins to carry the higher-frequency components of the current pulses.

Layout and Connection Guidelines

The FAN3111 incorporates fast reacting input circuits, short propagation delays, and output stages capable of delivering current peaks over 1 A to facilitate voltage transition times from under 10 ns to over 100 ns. The following layout and connection guidelines are strongly recommended:

Keep high-current output and power ground paths separate from logic input signals and signal ground paths. This is especially critical when dealing with TTL-level logic thresholds.

- Keep the driver as close to the load as possible to minimize the length of high-current traces. This reduces the series inductance to improve highspeed switching, while reducing the loop area that can radiate EMI to the driver inputs and other surrounding circuitry.
- Many high-speed power circuits can be susceptible to noise injected from their own output or other external sources, possibly causing output retriggering. These effects can be especially obvious if the circuit is tested in breadboard or non-optimal circuit layouts with long input, enable, or output leads. For best results, make connections to all pins as short and direct as possible.
- The turn-on and turn-off current paths should be minimized as discussed in the following sections.

Figure 39 shows the pulsed gate-drive current path when the gate driver is supplying gate charge to turn the MOSFET on. The current is supplied from the local bypass capacitor, C_{BYP} , and flows through the driver to the MOSFET gate and to ground. To reach the high peak currents possible, the resistance and inductance in the path should be minimized. The localized C_{BYP} acts to contain the high peak-current pulses within this driver-MOSFET circuit, preventing them from disturbing the sensitive analog circuitry in the PWM controller.






Figure 39. Current Path for MOSFET Turn-On

Figure 40 shows the current path when the gate driver turns the MOSFET off. Ideally, the driver shunts the current directly to the source of the MOSFET in a small circuit loop. For fast turn-off times, the resistance and inductance in this path should be minimized.





Truth Table of Logic Operation

The FAN3111 truth table indicates the operational states using the dual-input configuration. In a non-inverting driver configuration, the IN- pin should be a logic low signal. If the IN- pin is connected to logic high, a disable function is realized, and the driver output remains low regardless of the state of the IN+ pin.

Table 1. FAN3111 Truth Table

IN+	IN-	OUT
0	0	0
0	1	0
1	0	1
1	1	0

In the non-inverting driver configuration in Figure 41, the IN- pin is tied to ground and the input signal (PWM) is applied to the IN+ pin. The IN- pin can be connected to logic high to disable the driver and the output remains low, regardless of the state of the IN+ pin.





Figure 41. Dual-Input Driver Enabled, Non-Inverting Configuration

In the inverting driver application shown in Figure 42, the IN+ pin is tied high. Pulling the IN+ pin to GND forces the output low, regardless of the state of the IN- pin.



Thermal Guidelines

Gate drivers used to switch MOSFETs and IGBTs at high frequencies can dissipate significant amounts of power. It is important to determine the driver power dissipation and the resulting junction temperature in the application to ensure that the part is operating within acceptable temperature limits.

The total power dissipation in a gate driver is the sum of three components; P_{GATE}, P_{QUIESCENT}, and P_{DYNAMIC}:

$$P_{\text{total}} = P_{\text{gate}} + P_{\text{Dynamic}} \tag{1}$$

Gate Driving Loss: The most significant power loss results from supplying gate current (charge per unit time) to switch the load MOSFET on and off at the switching frequency. The power dissipation that results from driving a MOSFET at a specified gate-source voltage, V_{GS} , with gate charge, Q_G , at switching frequency, f_{SW} , is determined by:

$$P_{GATE} = Q_G \bullet V_{GS} \bullet f_{sw}$$
(2)

Dynamic Pre-drive / Shoot-through Current: A power loss resulting from internal current consumption under dynamic operating conditions, including pin pull-up / pull-down resistors, can be obtained using the graphs in Figure 11 and Figure 12 in Typical Performance Characteristics to determine the current I_{DYNAMIC} drawn from V_{DD} under actual operating conditions:

$$P_{\text{DYNAMIC}} = I_{\text{DYNAMIC}} \bullet V_{\text{DD}}$$
(3)

Once the power dissipated in the driver is determined, the driver junction temperature rise with respect to the device lead can be evaluated using thermal equation:

$$T_J = P_{TOTAL} \Theta_{JL} + T_C$$

where:

 T_{J} = driver junction temperature;

 θ_{JL} = thermal resistance from junction to lead; and T_L = lead temperature of device in application.

The power dissipated in a gate-drive circuit is independent of the drive-circuit resistance and is split proportionately among the resistances present in the driver, any discrete series resistor present, and the gate resistance internal to the power switching MOSFET. Power dissipated in the driver may be estimated using the following equation:


$$P_{PKG} = P_{TOTAL} \left(\frac{R_{OUT,Driver}}{R_{OUT,DRIVER} + R_{EXT} + R_{GATE,FET}} \right)$$
(5)


where:

 P_{PKG} = power dissipated in the driver package; $R_{OUT, DRIVER}$ = estimated driver impedance derived from I_{OUT} vs. V_{OUT} waveforms;

 R_{EXT} = external series resistance connected between the driver output and the gate of the MOSFET; and $R_{GATE,FET}$ = resistance internal to the load MOSFET gate and source connections.

(4)







Part Number	Туре	Gate Drive ⁽¹⁰⁾ (Sink/Src)	Input Threshold	Logic	Package	
FAN3111C	Single 1A	+1.1 A /-0.9 A	CMOS	Single Channel of Dual-Input/Single-Output	SOT23-5	
FAN3111E	Single 1A	+1.1 A /-0.9 A	External ⁽¹¹⁾	Single Non-Inverting Channel with External Reference	SOT23-5	
FAN3100C	Single 2A	+2.5A / -1.8A	CMOS	Single Channel of Two-Input/One-Output	SOT23-5, MLP6	
FAN3100T	Single 2A	+2.5A / -1.8A	TTL	Single Channel of Two-Input/One-Output	SOT23-5, MLP6	
FAN3226C	Dual 2A	+2.4A / -1.6A	CMOS	Dual Inverting Channels + Dual Enable	SOIC8, MLP8	
FAN3226T	Dual 2A	+2.4A / -1.6A	TTL	Dual Inverting Channels + Dual Enable	SOIC8, MLP8	
FAN3227C	Dual 2A	+2.4A / -1.6A	CMOS	Dual Non-Inverting Channels + Dual Enable	SOIC8, MLP8	
FAN3227T	Dual 2A	+2.4A / -1.6A	TTL	Dual Non-Inverting Channels + Dual Enable	SOIC8, MLP8	
FAN3228C	Dual 2A	+2.4A / -1.6A	CMOS	Dual Channels of Two-Input/One-Output, Pin Config.1	SOIC8, MLP8	
FAN3228T	Dual 2A	+2.4A / -1.6A	TTL	Dual Channels of Two-Input/One-Output, Pin Config.1	SOIC8, MLP8	
FAN3229C	Dual 2A	+2.4A / -1.6A	CMOS	Dual Channels of Two-Input/One-Output, Pin Config.2	SOIC8, MLP8	
FAN3229T	Dual 2A	+2.4A / -1.6A	TTL	Dual Channels of Two-Input/One-Output, Pin Config.2	SOIC8, MLP8	
FAN3268T	Dual 2A	+2.4A / -1.6A	TTL	18V Half-Bridge Driver: Non-Inverting Channel (NMOS) and Inverting Channel (PMOS) + Dual Enables	SOIC8	
FAN3223C	Dual 4A	+4.3A / -2.8A	CMOS	Dual Inverting Channels + Dual Enable	SOIC8, MLP8	
FAN3223T	Dual 4A	+4.3A / -2.8A	TTL	Dual Inverting Channels + Dual Enable	SOIC8, MLP8	
FAN3224C	Dual 4A	+4.3A / -2.8A	CMOS	Dual Non-Inverting Channels + Dual Enable	SOIC8, MLP8	
FAN3224T	Dual 4A	+4.3A / -2.8A	TTL	Dual Non-Inverting Channels + Dual Enable	SOIC8, MLP8	
FAN3225C	Dual 4A	+4.3A / -2.8A	CMOS	Dual Channels of Two-Input/One-Output	SOIC8, MLP8	
FAN3225T	Dual 4A	+4.3A / -2.8A	TTL	Dual Channels of Two-Input/One-Output	SOIC8, MLP8	
FAN3121C	Single 9A	+9.7A / -7.1A	CMOS	Single Inverting Channel + Enable	SOIC8, MLP8	
FAN3121T	Single 9A	+9.7A / -7.1A	TTL	Single Inverting Channel + Enable SOIC8,		
FAN3122T	Single 9A	+9.7A / -7.1A	CMOS	Single Non-Inverting Channel + Enable	SOIC8, MLP8	
FAN3122C	Single 9A	+9.7A / -7.1A	TTL	Single Non-Inverting Channel + Enable SOIC8,		

FAN3111 — Single 1A High-Speed, Low-Side Gate Driver

Notes:

10. Typical currents with OUT at 6V and $V_{DD} = 12V$. 11. Thresholds proportional to an externally supplied reference voltage.





* Trademarks of System General Corporation, used under license by Fairchild Semiconductor.

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. TO OBTAIN THE LATEST, MOST UP-TO-DATE DATASHEET AND PRODUCT INFORMATION, VISIT OUR WEBSITE AT <u>HTTP://WWW.FAIRCHILDSEMI.COM</u>, FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

AUTHORIZED USE

Unless otherwise specified in this data sheet, this product is a standard commercial product and is not intended for use in applications that require extraordinary levels of quality and reliability. This product may not be used in the following applications, unless specifically approved in writing by a Fairchild officer: (1) automotive or other transportation, (2) military/aerospace, (3) any safety critical application – including life critical medical equipment – where the failure of the Fairchild product reasonably would be expected to result in personal injury, death or property damage. Customer's use of this product is subject to agreement of this Authorized Use policy. In the event of an unauthorized use of Fairchild's product, Fairchild accepts no liability in the event of product failure. In other respects, this product shall be subject to Fairchild's Worldwide Terms and Conditions of Sale, unless a separate agreement has been signed by both Parties.

ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.fairchildsemi.com, under Terms of Use

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufacturers of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed applications, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handling and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address any warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

PRODUCT STATUS DEFINITIONS

Definition of Terms		
Datasheet Identification	Product Status	Definition
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.

Rev. 176