

# High Voltage Latch-Up Proof, **Quad SPST Switches**

**Data Sheet** 

ADG5412/ADG5413

#### **FEATURES**

Latch-up proof 8 kV human body model (HBM) ESD rating Low on resistance ( $<10 \Omega$ ) ±9 V to ±22 V dual-supply operation 9 V to 40 V single-supply operation 48 V supply maximum ratings Fully specified at  $\pm 15$  V,  $\pm 20$  V, +12 V, and +36 V Vss to VDD analog signal range

### **APPLICATIONS**

**Relay replacement Automatic test equipment Data acquisition** Instrumentation Avionics Audio and video switching **Communication systems** 

#### **GENERAL DESCRIPTION**

The ADG5412/ADG5413 contain four independent singlepole/single-throw (SPST) switches. The ADG5412 switches turn on with Logic 1. The ADG5413 has two switches with digital control logic similar to that of the ADG5412; however, the logic is inverted on the other two switches. Each switch conducts equally well in both directions when on, and each switch has an input signal range that extends to the supplies. In the off condition, signal levels up to the supplies are blocked.

The ADG5412 and ADG5413 do not have a V<sub>L</sub> pin. The digital inputs are compatible with 3 V logic inputs over the full operating supply range.

The on-resistance profile is very flat over the full analog input range, which ensures good linearity and low distortion when switching audio signals. High switching speed also makes the devices suitable for video signal switching. The ADG5413 exhibits break-before-make switching action for use in multiplexer applications.

#### **FUNCTIONAL BLOCK DIAGRAMS**




Figure 1.

### **PRODUCT HIGHLIGHTS**

- Trench isolation guards against latch-up. A dielectric trench separates the P and N channel transistors thereby preventing latch-up even under severe overvoltage conditions.
- Dual-supply operation. For applications where the analog signal is bipolar, the ADG5412/ADG5413 can be operated from dual supplies up to ±22 V.
- Single-supply operation. For applications where the analog signal is unipolar, the ADG5412/ADG5413 can be operated from a single rail power supply up to 40 V.
- 3 V logic compatible digital inputs:  $V_{INH} = 2.0 \text{ V}$ ,  $V_{INL} = 0.8 \text{ V}$ .
- No V<sub>L</sub> logic power supply required.

# **TABLE OF CONTENTS**

7/10—Revision 0: Initial Version

Features
Applications1
Functional Block Diagrams
General Description
Product Highlights
Revision History
Specifications
±15 V Dual Supply3
±20 V Dual Supply4
12 V Single Supply5
36 V Single Supply6
REVISION HISTORY
9/15—Rev. A to Rev. B
Changes to Figure 3
Change to Figure 20
Change to Application Information Section
6/11—Rev. 0 to Rev. A
Change to Iss Parameter in Table 24

Absolute Maximum Ratings	8
ESD Caution	8
Pin Configurations and Function Descriptions	9
Typical Performance Characteristics	10
Test Circuits	14
Terminology	16
Trench Isolation	17
Application Information	18
Outline Dimensions	19
Ordering Guide	19

Continuous Current per Channel, Sx or Dx......7

# **SPECIFICATIONS**

# ±15 V DUAL SUPPLY

 $V_{\text{DD}}$  = +15 V  $\pm$  10%,  $V_{\text{SS}}$  = –15 V  $\pm$  10%, GND = 0 V, unless otherwise noted.

Table 1.

Parameter	+25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range			$V_{\text{DD}}$ to $V_{\text{SS}}$	V	
On Resistance, R <sub>ON</sub>	9.8			Ωtyp	$V_S = \pm 10 \text{ V}, I_S = -10 \text{ mA};$ see Figure 24
	11	14	16	Ω max	$V_{DD} = +13.5 \text{ V}, V_{SS} = -13.5 \text{ V}$
On-Resistance Match Between Channels, $\Delta R_{\text{ON}}$	0.35			Ωtyp	$V_S = \pm 10 \text{ V}, I_S = -10 \text{ mA}$
	0.7	0.9	1.1	Ω max	
On-Resistance Flatness, RFLAT (ON)	1.2			Ωtyp	$V_S = \pm 10 \text{ V}, I_S = -10 \text{ mA}$
	1.6	2	2.2	Ω max	
LEAKAGE CURRENTS					$V_{DD} = +16.5 \text{ V}, V_{SS} = -16.5 \text{ V}$
Source Off Leakage, I₅ (Off)	±0.05			nA typ	$V_S = \pm 10 \text{ V}, V_D = \mp 10 \text{ V};$ see Figure 27
	±0.25	±0.75	±3.5	nA max	
Drain Off Leakage, I <sub>D</sub> (Off)	±0.05			nA typ	$V_S = \pm 10 \text{ V}, V_D = \mp 10 \text{ V};$ see Figure 27
	±0.25	±0.75	±3.5	nA max	
Channel On Leakage, I <sub>D</sub> (On), I <sub>S</sub> (On)	±0.1			nA typ	$V_S = V_D = \pm 10 \text{ V}$ ; see Figure 23
	±0.4	±2	±12	nA max	
DIGITAL INPUTS					
Input High Voltage, V <sub>INH</sub>			2.0	V min	
Input Low Voltage, V <sub>INL</sub>			0.8	V max	
Input Current, I <sub>INL</sub> or I <sub>INH</sub>	0.002			μA typ	$V_{IN} = V_{GND} \text{ or } V_{DD}$
			±0.1	μA max	
Digital Input Capacitance, C <sub>IN</sub>	2.5			pF typ	
DYNAMIC CHARACTERISTICS <sup>1</sup>					
ton	170			ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$
	202	236	262	ns max	$V_S = 10 V$ ; see Figure 31
toff	120			ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$
	145	170	182	ns max	$V_S = 10 V$ ; see Figure 31
Break-Before-Make Time Delay, t <sub>D</sub> (ADG5413 Only)	15			ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$
			6	ns min	$V_{S1} = V_{S2} = 10 \text{ V}$ ; see Figure 30
Charge Injection, Q <sub>INJ</sub>	240			pC typ	$V_S = 0 \text{ V}, R_S = 0 \Omega, C_L = 1 \text{ nF};$ see Figure 32
Off Isolation	-78			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ; see Figure 26
Channel-to-Channel Crosstalk	-70			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ; see Figure 25
Total Harmonic Distortion + Noise	0.009			% typ	$R_L = 1 \text{ k}\Omega$ , 15 V p-p, f = 20 Hz to 20 kHz; see Figure 28
−3 dB Bandwidth	167			MHz typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ ; see Figure 29
Insertion Loss	-0.7			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ; see Figure 29
C <sub>s</sub> (Off)	18			pF typ	$V_S = 0 \text{ V, } f = 1 \text{ MHz}$
C <sub>D</sub> (Off)	18			pF typ	$V_S = 0 V, f = 1 MHz$
$C_D$ (On), $C_S$ (On)	60			pF typ	$V_{s} = 0 V, f = 1 MHz$

Parameter	+25°C -40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
POWER REQUIREMENTS				$V_{DD} = +16.5 \text{ V}, V_{SS} = -16.5 \text{ V}$
I <sub>DD</sub>	45		μA typ	Digital inputs = $0 \text{ V or V}_{DD}$
	55	70	μA max	
Iss	0.001		μA typ	Digital inputs = $0 \text{ V or V}_{DD}$
		1	μA max	
V <sub>DD</sub> /V <sub>SS</sub>		±9/±22	V min/V max	GND = 0 V

<sup>&</sup>lt;sup>1</sup> Guaranteed by design; not subject to production test.

## ±20 V DUAL SUPPLY

 $V_{\text{DD}}$  = +20 V  $\pm$  10%,  $V_{\text{SS}}$  = -20 V  $\pm$  10%, GND = 0 V, unless otherwise noted.

Table 2.

Parameter	+25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range			$V_{\text{DD}}$ to $V_{\text{SS}}$	V	
On Resistance, R <sub>ON</sub>	9			Ωtyp	$V_S = \pm 15 \text{ V}, I_S = -10 \text{ mA};$ see Figure 24
	10	13	15	Ω max	$V_{DD} = +18 \text{ V}, V_{SS} = -18 \text{ V}$
On-Resistance Match Between Channels, $\Delta R_{ON}$	0.35			Ωtyp	$V_S = \pm 15 \text{ V}, I_S = -10 \text{ mA}$
	0.7	0.9	1.1	Ω max	
On-Resistance Flatness, R <sub>FLAT (ON)</sub>	1.5			Ωtyp	$V_S = \pm 15 \text{ V, } I_S = -10 \text{ mA}$
	1.8	2.2	2.5	Ω max	
LEAKAGE CURRENTS					$V_{DD} = +22 \text{ V}, V_{SS} = -22 \text{ V}$
Source Off Leakage, Is (Off)	±0.05			nA typ	$V_S = \pm 15 \text{ V}, V_D = \mp 15 \text{ V};$ see Figure 27
	±0.25	±0.75	±3.5	nA max	
Drain Off Leakage, I <sub>D</sub> (Off)	±0.05			nA typ	$V_S = \pm 15 \text{ V}, V_D = \mp 15 \text{ V};$ see Figure 27
	±0.25	±0.75	±3.5	nA max	
Channel On Leakage, $I_D$ (On), $I_S$ (On)	±0.1			nA typ	$V_S = V_D = \pm 15 \text{ V}$ ; see Figure 23
	±0.4	±2	±12	nA max	
DIGITAL INPUTS					
Input High Voltage, V <sub>INH</sub>			2.0	V min	
Input Low Voltage, VINL			0.8	V max	
Input Current, I <sub>INL</sub> or I <sub>INH</sub>	0.002			μA typ	$V_{IN} = V_{GND}$ or $V_{DD}$
			±0.1	μA max	
Digital Input Capacitance, C <sub>IN</sub>	2.5			pF typ	
DYNAMIC CHARACTERISTICS <sup>1</sup>					
ton	158			ns typ	$R_L = 300 \Omega,  C_L = 35  pF$
	187	217	240	ns max	$V_s = 10 V$ ; see Figure 31
toff	110			ns typ	$R_L = 300 \Omega,  C_L = 35  pF$
	138	154	170	ns max	$V_s = 10 V$ ; see Figure 31
Break-Before-Make Time Delay, t <sub>D</sub> (ADG5413 Only)	12			ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$
			5	ns min	$V_{S1} = V_{S2} = 10 \text{ V}; \text{ see}$ Figure 30
Charge Injection, Q <sub>INJ</sub>	310			pC typ	$V_S = 0 \text{ V}, R_S = 0 \Omega, C_L = 1 \text{ nF};$ see Figure 32
Off Isolation	-78			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ; see Figure 26
Channel-to-Channel Crosstalk	-70			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ; see Figure 25

Rev. B | Page 4 of 20

Parameter	+25°C	–40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
Total Harmonic Distortion + Noise	0.007			% typ	$R_L = 1 \text{ k}\Omega$ , 20 V p-p, f = 20 Hz to 20 kHz; see Figure 28
–3 dB Bandwidth	160			MHz typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ ; see Figure 29
Insertion Loss	-0.6			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ; see Figure 29
C <sub>s</sub> (Off)	17			pF typ	$V_S = 0 V, f = 1 MHz$
C <sub>D</sub> (Off)	17			pF typ	$V_S = 0 V, f = 1 MHz$
$C_D$ (On), $C_S$ (On)	60			pF typ	$V_S = 0 V, f = 1 MHz$
POWER REQUIREMENTS					$V_{DD} = +22 \text{ V}, V_{SS} = -22 \text{ V}$
$I_{DD}$	50			μA typ	Digital inputs = $0 \text{ V}$ or $V_{DD}$
	70		110	μA max	
I <sub>SS</sub>	0.001			μA typ	Digital inputs = 0 V or V <sub>DD</sub>
			1	μA max	
$V_{DD}/V_{SS}$			±9/±22	V min/V max	GND = 0 V

<sup>&</sup>lt;sup>1</sup> Guaranteed by design; not subject to production test.

## **12 V SINGLE SUPPLY**

 $V_{\text{DD}}$  = 12 V  $\pm$  10%,  $V_{\text{SS}}$  = 0 V, GND = 0 V, unless otherwise noted.

Table 3.

Parameter	+25°C	−40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range			$0V$ to $V_{DD}$	V	
On Resistance, R <sub>ON</sub>	19			Ωtyp	$V_S = 0 V \text{ to } 10 V$ , $I_S = -10 \text{ mA}$ ; see Figure 24
	22	27	31	Ω max	$V_{DD} = 10.8  V,  V_{SS} = 0  V$
On-Resistance Match Between Channels, $\Delta R_{\text{ON}}$	0.4			Ωtyp	$V_S = 0 \text{ V to } 10 \text{ V}, I_S = -10 \text{ mA}$
	0.8	1	1.2	Ω max	
On-Resistance Flatness, R <sub>FLAT (ON)</sub>	4.4			Ωtyp	$V_S = 0 \text{ V to } 10 \text{ V}, I_S = -10 \text{ mA}$
	5.5	6.5	7.5	Ω max	
LEAKAGE CURRENTS					$V_{DD} = 13.2 \text{ V}, V_{SS} = 0 \text{ V}$
Source Off Leakage, Is (Off)	±0.05			nA typ	$V_S = 1 \text{ V}/10 \text{ V}, V_D = 10 \text{ V}/1 \text{ V};$ see Figure 27
	±0.25	±0.75	±3.5	nA max	
Drain Off Leakage, I <sub>D</sub> (Off)	±0.05			nA typ	$V_S = 1 \text{ V}/10 \text{ V}, V_D = 10 \text{ V}/1 \text{ V};$ see Figure 27
	±0.25	±0.75	±3.5	nA max	
Channel On Leakage, I <sub>D</sub> (On), I <sub>S</sub> (On)	±0.1			nA typ	$V_S = V_D = 1 \text{ V}/10 \text{ V}$ ; see Figure 23
	±0.4	±2	±12	nA max	
DIGITAL INPUTS					
Input High Voltage, V <sub>INH</sub>			2.0	V min	
Input Low Voltage, V <sub>INL</sub>			0.8	V max	
Input Current, I <sub>INL</sub> or I <sub>INH</sub>	0.002			μA typ	$V_{IN} = V_{GND} \text{ or } V_{DD}$
			±0.1	μA max	
Digital Input Capacitance, C <sub>IN</sub>	2.5			pF typ	
DYNAMIC CHARACTERISTICS <sup>1</sup>					
t <sub>ON</sub>	225			ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$
	296	358	403	ns max	$V_s = 8 V$ ; see Figure 31
toff	150			ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$
	187	222	247	ns max	$V_s = 8 V$ ; see Figure 31

Parameter	+25°C	−40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
Break-Before-Make Time Delay, t <sub>D</sub> (ADG5413 Only)	70			ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$
			38	ns min	$V_{S1} = V_{S2} = 8 \text{ V}$ ; see Figure 30
Charge Injection, Q <sub>INJ</sub>	95			pC typ	$V_S = 6 \text{ V}, R_S = 0 \Omega, C_L = 1 \text{ nF};$ see Figure 32
Off Isolation	-78			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ; see Figure 26
Channel-to-Channel Crosstalk	-70			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ; see Figure 25
Total Harmonic Distortion + Noise	0.07			% typ	$R_L = 1 \text{ k}\Omega$ , 6 V p-p, f = 20 Hz to 20 kHz; see Figure 28
−3 dB Bandwidth	180			MHz typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ ; see Figure 29
Insertion Loss	-1.3			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ; see Figure 29
C <sub>s</sub> (Off)	22			pF typ	$V_S = 6 V, f = 1 MHz$
C <sub>D</sub> (Off)	22			pF typ	$V_S = 6 V, f = 1 MHz$
$C_D$ (On), $C_S$ (On)	58			pF typ	$V_S = 6 V, f = 1 MHz$
POWER REQUIREMENTS					$V_{DD} = 13.2 \text{ V}$
lod	40			μA typ	Digital inputs = $0 \text{ V or V}_{DD}$
			65	μA max	
$V_{DD}$			9/40	V min/V max	$GND = 0 V, V_{SS} = 0 V$

<sup>&</sup>lt;sup>1</sup> Guaranteed by design; not subject to production test.

## **36 V SINGLE SUPPLY**

 $V_{DD}$  = 36 V ± 10%,  $V_{SS}$  = 0 V, GND = 0 V, unless otherwise noted.

Table 4.

Parameter	+25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range			$0V$ to $V_{\text{DD}}$	V	
On Resistance, Ron	10.6			Ωtyp	$V_S = 0 \text{ V to } 30 \text{ V, } I_S = -10 \text{ mA;}$ see Figure 24
	12	15	17	Ω max	$V_{DD} = 32.4 \text{ V}, V_{SS} = 0 \text{ V}$
On-Resistance Match Between Channels, $\Delta R_{\text{ON}}$	0.35			Ωtyp	$V_S = 0 \text{ V to } 30 \text{ V, } I_S = -10 \text{ mA}$
	0.7	0.9	1.1	Ω max	
On-Resistance Flatness, R <sub>FLAT(ON)</sub>	2.7			Ωtyp	$V_S = 0 \text{ V to } 30 \text{ V, } I_S = -10 \text{ mA}$
	3.2	3.8	4.5	Ω max	
LEAKAGE CURRENTS					$V_{DD} = 39.6 \text{ V}, V_{SS} = 0 \text{ V}$
Source Off Leakage, Is (Off)	±0.05			nA typ	$V_S = 1 \text{ V}/30 \text{ V}, V_D = 30 \text{ V}/1 \text{ V};$ see Figure 27
	±0.25	±0.75	±3.5	nA max	
Drain Off Leakage, I <sub>D</sub> (Off)	±0.05			nA typ	$V_S = 1 \text{ V}/30 \text{ V}, V_D = 30 \text{ V}/1 \text{ V};$ see Figure 27
	±0.25	±0.75	±3.5	nA max	
Channel On Leakage, I <sub>D</sub> (On), I <sub>S</sub> (On)	±0.1			nA typ	$V_S = V_D = 1 \text{ V}/30 \text{ V}$ ; see Figure 23
	±0.4	±2	±12	nA max	

Parameter	+25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
DIGITAL INPUTS					
Input High Voltage, V <sub>INH</sub>			2.0	V min	
Input Low Voltage, V <sub>INL</sub>			0.8	V max	
Input Current, I <sub>INL</sub> or I <sub>INH</sub>	0.002			μA typ	$V_{IN} = V_{GND} \text{ or } V_{DD}$
			±0.1	μA max	
Digital Input Capacitance, C <sub>IN</sub>	2.5			pF typ	
DYNAMIC CHARACTERISTICS <sup>1</sup>					
ton	180			ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$
	220	230	248	ns max	$V_S = 18 V$ ; see Figure 31
toff	130			ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$
	169	167	174	ns max	$V_s = 18 V$ ; see Figure 31
Break-Before-Make Time Delay, t <sub>D</sub> (ADG5413 Only)	25			ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$
			8	ns min	$V_{S1} = V_{S2} = 18 \text{ V}$ ; see Figure 30
Charge Injection, Q <sub>INJ</sub>	280			pC typ	$V_S = 18 \text{ V}, R_S = 0 \Omega, C_L = 1 \text{ nF};$ see Figure 32
Off Isolation	-78			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ; see Figure 26
Channel-to-Channel Crosstalk	-70			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ; Figure 25
Total Harmonic Distortion + Noise	0.03			% typ	$R_L = 1 \text{ k}\Omega$ , 18 V p-p, $f = 20 \text{ Hz}$ to 20 kHz; see Figure 28
–3 dB Bandwidth	174			MHz typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ ; see Figure 29
Insertion Loss	-0.8			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ; see Figure 29
C <sub>S</sub> (Off)	18			pF typ	$V_S = 18 V, f = 1 MHz$
C <sub>D</sub> (Off)	18			pF typ	$V_S = 18 V, f = 1 MHz$
$C_D$ (On), $C_S$ (On)	58			pF typ	$V_S = 18 V, f = 1 MHz$
POWER REQUIREMENTS					$V_{DD} = 39.6 \text{ V}$
$I_{DD}$	80			μA typ	Digital inputs = $0 \text{ V or V}_{DD}$
	100		130	μA max	
$V_{DD}$			9/40	V min/V max	$GND = 0 V, V_{SS} = 0 V$

 $<sup>^{\</sup>mbox{\tiny 1}}$  Guaranteed by design; not subject to production test.

# **CONTINUOUS CURRENT PER CHANNEL, Sx OR Dx**

Table 5.

Parameter	25°C	85°C	125℃	Unit
CONTINUOUS CURRENT, Sx OR Dx				
$V_{DD} = +15 \text{ V}, V_{SS} = -15 \text{ V}$				
TSSOP ( $\theta_{JA} = 112.6$ °C/W)	89	59	37	mA maximum
LFCSP ( $\theta_{JA} = 30.4$ °C/W)	160	94	49	mA maximum
$V_{DD} = +20 \text{ V}, V_{SS} = -20 \text{ V}$				
TSSOP ( $\theta_{JA} = 112.6$ °C/W)	95	63	39	mA maximum
LFCSP ( $\theta_{JA} = 30.4$ °C/W)	170	98	50	mA maximum
$V_{DD} = 12 \text{ V}, V_{SS} = 0 \text{ V}$				
TSSOP ( $\theta_{JA} = 112.6$ °C/W)	61	43	29	mA maximum
LFCSP ( $\theta_{JA} = 30.4$ °C/W)	110	70	42	mA maximum
$V_{DD} = 36 \text{ V}, V_{SS} = 0 \text{ V}$				
TSSOP ( $\theta_{JA} = 112.6$ °C/W)	80	54	35	mA maximum
LFCSP ( $\theta_{JA} = 30.4$ °C/W)	144	87	47	mA maximum

# **ABSOLUTE MAXIMUM RATINGS**

 $T_A = 25$ °C, unless otherwise noted.

Table 6.

14010 01	
Parameter	Rating
V <sub>DD</sub> to V <sub>SS</sub>	48 V
V <sub>DD</sub> to GND	−0.3 V to +48 V
V <sub>ss</sub> to GND	+0.3 V to -48 V
Analog Inputs <sup>1</sup>	$V_{SS} - 0.3 \text{ V to } V_{DD} + 0.3 \text{ V or}$ 30 mA, whichever occurs first
Digital Inputs <sup>1</sup>	$V_{SS}$ – 0.3 V to $V_{DD}$ + 0.3 V or 30 mA, whichever occurs first
Peak Current, Sx or Dx Pins	278 mA (pulsed at 1 ms, 10% duty cycle maximum)
Continuous Current, Sx or Dx <sup>2</sup>	Data + 15%
Temperature Range	
Operating	-40°C to +125°C
Storage	−65°C to +150°C
Junction Temperature	150°C
Thermal Impedance, $\theta_{JA}$	
16-Lead TSSOP (4-Layer Board)	112.6°C/W
16-Lead LFCSP (4-Layer Board)	30.4°C/W
Reflow Soldering Peak Temperature, Pb Free	260(+0/-5)°C

<sup>&</sup>lt;sup>1</sup> Overvoltages at the INx, Sx, and Dx pins are clamped by internal diodes. Limit current to the maximum ratings given.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

Only one absolute maximum rating can be applied at any one time.

### **ESD CAUTION**



**ESD** (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

<sup>&</sup>lt;sup>2</sup> See Table 5.

# PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS





Figure 2. TSSOP Pin Configuration



NOTES
1. EXPOSED PAD TIED TO SUBSTRATE, V<sub>SS</sub>. 2. NC = NO CONNECT.

Figure 3. LFCSP Pin Configuration

**Table 7. Pin Function Descriptions** 

Pin No.				
TSSOP	LFCSP	Mnemonic	Description	
1	15	IN1	Logic Control Input 1.	
2	16	D1	Drain Terminal 1. This pin can be an input or output.	
3	1	S1	Source Terminal 1. This pin can be an input or output.	
4	2	V <sub>SS</sub>	Most Negative Power Supply Potential.	
5	3	GND	Ground (0 V) Reference.	
6	4	S4	Source Terminal 4. This pin can be an input or output.	
7	5	D4	Drain Terminal 4. This pin can be an input or output.	
8	6	IN4	Logic Control Input 4.	
9	7	IN3	Logic Control Input 3.	
10	8	D3	Drain Terminal 3. This pin can be an input or output.	
11	9	S3	Source Terminal 3. This pin can be an input or output.	
12	10	NC	No Connection.	
13	11	$V_{DD}$	Most Positive Power Supply Potential.	
14	12	S2	Source Terminal 2. This pin can be an input or output.	
15	13	D2	Drain Terminal 2. This pin can be an input or output.	
16	14	IN2	Logic Control Input 2.	
	EP	Exposed Pad	The exposed pad is connected internally. For increased reliability of the solder joints and maximum thermal capability, it is recommended that the pad be soldered to the substrate, Vss.	

## Table 8. ADG5412 Truth Table

INx	Switch Condition
1	On
0	Off

## Table 9. ADG5413 Truth Table

INx	S1, S4	S2, S3
0	Off	On
1	On	Off

# TYPICAL PERFORMANCE CHARACTERISTICS




Figure 4.  $R_{ON}$  as a Function of  $V_S$ ,  $V_D$  (Dual Supply)




Figure 5.  $R_{ON}$  as a Function of  $V_S$ ,  $V_D$  (Dual Supply)




Figure 6.  $R_{ON}$  as a Function of  $V_S$ ,  $V_D$  (Single Supply)




Figure 7.  $R_{ON}$  as a Function of  $V_S$ ,  $V_D$  (Single Supply)




Figure 8.  $R_{ON}$  as a Function of  $V_S$  ( $V_D$ ) for Different Temperatures,  $\pm 15$  V Dual Supply




Figure 9.  $R_{ON}$  as a Function of  $V_S$  ( $V_D$ ) for Different Temperatures,  $\pm 20$  V Dual Supply




Figure 10.  $R_{ON}$  as a Function of  $V_5$  ( $V_D$ ) for Different Temperatures, 12 V Single Supply




Figure 11.  $R_{ON}$  as a Function of  $V_S$  ( $V_D$ ) for Different Temperatures, 36 V Single Supply




Figure 12. Leakage Currents vs. Temperature, ±15 V Dual Supply




Figure 13. Leakage Currents vs. Temperature, ±20 V Dual Supply




Figure 14. Leakage Currents vs. Temperature, 12 V Single Supply




Figure 15. Leakage Currents vs. Temperature, 36 V Single Supply




Figure 16. Off Isolation vs. Frequency, ±15 V Dual Supply




Figure 17. Crosstalk vs. Frequency, ±15 V Dual Supply




Figure 18. Charge Injection vs. Source Voltage




Figure 19. ACPSRR vs. Frequency, ±15 V Dual Supply




Figure 20. THD + N vs. Frequency,  $\pm 15$  V Dual Supply




Figure 21. Bandwidth





Figure 22.  $t_{ON}$ ,  $t_{OFF}$  Times vs. Temperature

# **TEST CIRCUITS**






Figure 24. On Resistance




Figure 25. Channel-to-Channel Crosstalk




Figure 26. Off Isolation




Figure 27. Off Leakage




Figure 28. THD + Noise




Figure 29. Bandwidth




Figure 30. Break-Before-Make Time Delay, t<sub>D</sub>




Figure 31. Switching Times




Figure 32. Charge Injection

## **TERMINOLOGY**

#### $I_{DD}$

I<sub>DD</sub> represents the positive supply current.

#### Iss

Iss represents the negative supply current.

#### VD, Vs

 $V_D$  and  $V_S$  represent the analog voltage on Terminal D and Terminal S, respectively.

#### Ron

 $R_{\mbox{\scriptsize ON}}$  represents the ohmic resistance between Terminal D and Terminal S.

#### $\Delta R_{ON}$

 $\Delta R_{\rm ON}$  represents the difference between the  $R_{\rm ON}$  of any two channels.

#### R<sub>FLAT (ON)</sub>

Flatness that is defined as the difference between the maximum and minimum value of on resistance measured over the specified analog signal range is represented by  $R_{\rm FLAT\,(ON)}$ .

#### Is (Off)

Is (Off) is the source leakage current with the switch off.

#### ID (Off)

I<sub>D</sub> (Off) is the drain leakage current with the switch off.

### $I_D$ (On), $I_S$ (On)

 $I_{\text{D}}\left(On\right)$  and  $I_{\text{S}}\left(On\right)$  represent the channel leakage currents with the switch on.

### $\mathbf{V}_{\text{INL}}$

 $V_{\mbox{\scriptsize INL}}$  is the maximum input voltage for Logic 0.

#### $V_{INH}$

 $V_{INH}$  is the minimum input voltage for Logic 1.

#### $I_{INL}$ , $I_{INH}$

 $I_{\text{INL}}$  and  $I_{\text{INH}}$  represent the low and high input currents of the digital inputs.

### C<sub>D</sub> (Off)

C<sub>D</sub> (Off) represents the off switch drain capacitance, which is measured with reference to ground.

#### Cs (Off)

C<sub>S</sub> (Off) represents the off switch source capacitance, which is measured with reference to ground.

#### $C_D$ (On), $C_S$ (On)

 $C_D$  (On) and  $C_S$  (On) represent on switch capacitances, which are measured with reference to ground.

#### CIN

C<sub>IN</sub> is the digital input capacitance.

#### ton

 $t_{\mathrm{ON}}$  represents the delay between applying the digital control input and the output switching on.

#### toF

t<sub>OFF</sub> represents the delay between applying the digital control input and the output switching off.

#### tn

 $t_{\text{D}}$  represents the off time measured between the 80% point of both switches when switching from one address state to another.

#### Off Isolation

Off isolation is a measure of unwanted signal coupling through an off switch.

### **Charge Injection**

Charge injection is a measure of the glitch impulse transferred from the digital input to the analog output during switching.

#### Crosstalk

Crosstalk is a measure of unwanted signal that is coupled through from one channel to another as a result of parasitic capacitance.

#### Bandwidth

Bandwidth is the frequency at which the output is attenuated by 3 dB.

#### On Response

On response is the frequency response of the on switch.

#### **Insertion Loss**

Insertion loss is the loss due to the on resistance of the switch.

## Total Harmonic Distortion + Noise (THD + N)

The ratio of the harmonic amplitude plus noise of the signal to the fundamental is represented by THD + N.

## AC Power Supply Rejection Ratio (ACPSRR)

ACPSRR is the ratio of the amplitude of signal on the output to the amplitude of the modulation. This is a measure of the ability of the part to avoid coupling noise and spurious signals that appear on the supply voltage pin to the output of the switch. The dc voltage on the device is modulated by a sine wave of 0.62 V p-p.

# TRENCH ISOLATION

In the ADG5412 and ADG5413, an insulating oxide layer (trench) is placed between the NMOS and the PMOS transistors of each CMOS switch. Parasitic junctions, which occur between the transistors in junction isolated switches, are eliminated, and the result is a completely latch-up proof switch.

In junction isolation, the N and P wells of the PMOS and NMOS transistors form a diode that is reverse-biased under normal operation. However, during overvoltage conditions, this diode can become forward-biased. A silicon controlled rectifier (SCR) type circuit is formed by the two transistors causing a significant amplification of the current that, in turn, leads to latch-up. With trench isolation, this diode is removed, and the result is a latch-up proof switch.





Figure 33. Trench Isolation

# APPLICATION INFORMATION

The high voltage latch-up proof family of switches and multiplexers provide a robust solution for instrumentation, industrial, automotive, aerospace, and other harsh environments that are prone to latch-up, which is an undesirable high current state that can lead to device failure and persists until the power supply is turned off. The ADG5412/ADG5413 high voltage switches

allow single-supply operation from 9 V to 40 V and dual-supply operation from  $\pm 9$  V to  $\pm 22$  V. The ADG5412/ADG5413 (as well as other select devices within the same family) achieve an 8 kV human body model ESD rating, which provides a robust solution eliminating the need for separate protect circuitry designs in some applications.

# **OUTLINE DIMENSIONS**



COMPLIANT TO JEDEC STANDARDS MO-153-AB

Figure 34. 16-Lead Thin Shrink Small Outline Package [TSSOP] (RU-16) Dimensions shown in millimeters




Figure 35. 16-Lead Lead Frame Chip Scale Package [LFCSP\_WQ] 4 mm × 4 mm Body, Very Very Thin Quad (CP-16-17) Dimensions shown in millimeters

## **ORDERING GUIDE**

Model <sup>1</sup>	Temperature Range	Package Description	Package Option
ADG5412BRUZ	-40°C to +125°C	16-Lead Thin Shrink Small Outline Package [TSSOP]	RU-16
ADG5412BRUZ-REEL7	-40°C to +125°C	16-Lead Thin Shrink Small Outline Package [TSSOP]	RU-16
ADG5412BCPZ-REEL7	-40°C to +125°C	16-Lead Lead Frame Chip Scale Package [LFCSP_WQ]	CP-16-17
ADG5413BRUZ	-40°C to +125°C	16-Lead Thin Shrink Small Outline Package [TSSOP]	RU-16
ADG5413BRUZ-REEL7	-40°C to +125°C	16-Lead Thin Shrink Small Outline Package [TSSOP]	RU-16
ADG5413BCPZ-REEL7	-40°C to +125°C	16-Lead Lead Frame Chip Scale Package [LFCSP_WQ]	CP-16-17

<sup>&</sup>lt;sup>1</sup> Z = RoHS Compliant Part.

**NOTES**