













TPS386000, TPS386040

SBVS105E - SEPTEMBER 2009-REVISED OCTOBER 2015

TPS386000 and TPS386040 Quad Supply Voltage Supervisors With Adjustable Delay and Watchdog Timer

1 Features

- Four Independent Voltage Supervisors
- Channel 1:
 - Adjustable Threshold Down to 0.4 V
 - Manual Reset (MR) Input
- Channels 2, 3:
 - Adjustable Threshold Down to 0.4 V
- Channel 4:
 - Adjustable Threshold at Any Positive or Negative Voltage
 - Window Comparator
- Adjustable Delay Time: 1.4 ms to 10 s
- Threshold Accuracy: 0.25% Typical
- Very Low Quiescent Current: 11 μA Typical
- Watchdog Timer With Dedicated Output
- Well-Controlled Output During Power Up
- TPS386000: Open-Drain RESETn and WDO
- TPS386040: Push-Pull RESETn and WDO
- Package: 4-mm x 4-mm, 20-Pin VQFN

2 Applications

- All DSP and Microcontroller Applications
- All FPGA and ASIC Applications
- · Telecom and Wireless Infrastructure
- Industrial Equipment
- Analog Sequencing

3 Description

The TPS3860x0 family of supply voltage supervisors (SVSs) can monitor four power rails that are greater than 0.4 V and one power rail less than 0.4 V (including negative voltage) with a 0.25% (typical) threshold accuracy. Each of the four supervisory circuits (SVS-n) assert a RESETn or RESETn output signal when the SENSEm input voltage drops below the programmed threshold. With external resistors, the threshold of each SVS-n can be programmed (where n = 1, 2, 3, 4 and m = 1, 2, 3, 4L, 4H).

Each SVS-n has a programmable delay before releasing RESETn or RESETn. The delay time can be set independently for each SVS from 1.4 ms to 10 s through the CTn pin connection. Only SVS-1 has an active-low manual reset (MR) input; a logic-low input to MR asserts RESET1 or RESET1.

SVS-4 monitors the threshold window using two comparators. The extra comparator can be configured as a fifth SVS to monitor negative voltage with voltage reference output VREF.

The TPS3860x0 has a very low quiescent current of 11 μ A (typical) and is available in a small, 4-mm x 4-mm, VQFN-20 package.

Device Information⁽¹⁾

PART NUMBER	PACKAGE BODY SIZE (N	
TPS3860x0	VQFN (20)	4.00 mm × 4.00 mm

For all available packages, see the orderable addendum at the end of the data sheet.

TPS386000 Typical Application Circuit: Monitoring Supplies for an FPGA






Table of Contents

1	Features 1	8.3 Feature Description	n	. 2
2	Applications 1	8.4 Device Functional	Modes	. 22
3	Description 1	9 Application and Imp	lementation	. 24
4	Revision History2	9.1 Application Information	ation	. 24
5	Pin Configuration and Functions 4	9.2 Typical Application	1	. 2
6	Specifications6	10 Power Supply Reco	mmendations	. 28
·	6.1 Absolute Maximum Ratings	11 Layout		. 29
	6.2 ESD Ratings	11.1 Layout Guideline	s	. 29
	6.3 Recommended Operating Conditions	11.2 Layout Example		. 29
	6.4 Thermal Information	12 Device and Docume	ntation Support	. 30
	6.5 Electrical Characteristics	12.1 Device Support		. 30
	6.6 Timing Requirements 8	12.2 Documentation S	upport	. 3
	6.7 Switching Characteristics	12.3 Related Links		. 30
	6.8 Typical Characteristics	12.4 Community Reso	urces	. 3
7	Parameter Measurement Information	12.5 Trademarks		. 3
8	Detailed Description 18	12.6 Electrostatic Disc	harge Caution	. 3
•	8.1 Overview	12.7 Glossary		. 3
	8.2 Functional Block Diagrams	13 Mechanical, Packag Information	ing, and Orderable	. 3 ⁻

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision D (September 2013) to Revision E

Page

•	Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section	
•	Changed Features bullets about Channel 1, 2, 3, and 4	1
•	Changed all references of V _{CC} (and I _{CC}) to V _{DD} (and I _{DD}) throughout the document	4
•	Changed the description of SENSE4L pin function	4
•	Changed the description of SENSE4H pin function	4
•	Changed the description of MR pin function	4
•	Changed the description of WDI pin function	4
•	Moved ESD ratings from the Absolute Maximum Ratings table to the ESD Ratings table	6
•	Deleted the Dissipation Ratings table and added the Thermal Information table	6
•	Moved timing and switching parameters (t _W , t _D , t _{WDT}) from the <i>Electrical Characteristics</i> table to the respective <i>Timing Requirements</i> and <i>Switching Characteristics</i> tables	8
•	Changed the x-axis title notation from CT to CTn in the TPS386040 RESETn Time-out Period vs CTn graph	
•	Changed the Watchdog Timer (WDT) Truth Table; deleted RESET condition column heading	23
•	Changed title of SENSE INPUT section to Undervoltage Detection	24
•	Changed Equation 1, Equation 2, and Equation 3 VCC notations to V _{MON}	24
•	Changed title of Window Comparator section to Undervoltage and Overvoltage Detection	
•	Changed VCC4 reference in first paragraph of Undervoltage and Overvoltage Detection section to V _{MON(4)}	24
•	Changed Equation 4 and Equation 5 VCC4 references to V _{MON(4)}	24
•	Changed the SVS-4: Window Comparator image	
•	Added VCC to V _{MON(4)} in the Window Comparator Operation image	25
•	Changed title of Sensing Voltage Less Than 0.4 V to Sensing a Negative Voltage	
•	Changed Equation 6 and Equation 7 references to VCC4 to V _{MON(4)}	
•	Changed the SVS4: Negative Voltage Sensing image	25

Submit Documentation Feedback

Copyright © 2009–2015, Texas Instruments Incorporated




Revision History (continued)

Changes from Revision C (August 2011) to Revision D	Page
Deleted TPS386020 and TPS386060 devices from data sheet	1
Changes from Revision B (March 2011) to Revision C	Page
Changed Figure 31	20
Changes from Revision A (January 2010) to Revision B	Page
Changed data sheet title	1
Changed Features bullets	1
Changed Applications bullets	1
Changed first sentence of second paragraph in Description text	1
• Changed low quiescent current value in last paragraph of Description text from 12μA to 11μA	1
Changed front-page typical application circuit figure	1
Added sentence to pin 6 description in Pin Assignments table	4
Changed last sentence of pin 13 description in Pin Assignments table	4
Added text to first sentence of first paragraph of General Description section.	21
Changed link in Window Comparator section to new Figure 32	<u>2</u> 4
Deleted typo in Equation 4 and moved Equation 4 to Window Comparator section	<u>2</u> 4
Deleted typo in Equation 5 and moved Equation 5 to Window Comparator section	<u>2</u> 4
Added Figure 32	24
Changed link in Sensing Voltage Less Than 0.4V section to new Figure 34	25
Added Figure 34	25
Changed caption for Figure 35	27



5 Pin Configuration and Functions



Pin Functions

PIN	PIN		DESCRIPTION				
NAME	NO.	I/O	DESCRIPTION				
V_{DD}	14	I	Supply voltage. TI recommends connecting	g a 0.1-μF ceramic capacitor close to this pin.			
GND	12	_	Ground				
SENSE1	10	I	Monitor voltage input to SVS-1	When the voltage at this <u>terminal</u> drops below the threshold voltage (V _{ITN}), RESET1 is asserted.			
SENSE2	9	1	Monitor voltage input to SVS-2	When the voltage at this <u>terminal</u> drops below the threshold voltage (V _{ITN}), RESET2 is asserted.			
SENSE3	8	1	Monitor voltage input to SVS-3 When the voltage at this <u>terminal</u> drops below the threshold voltage (V _{ITN}), RESET3 is asserted.				
SENSE4L	7	I	Falling monitor voltage input to SVS-4. When the voltage at this terminal drops below the threshold voltage (V _{ITN}), RESET4 is asserted.				
SENSE4H	6	I	Rising monitor voltage input to SVS-4. When the voltage at this terminal exceeds the threshold voltage (V _{ITP}), RESET4 is asserted. This pin can also be used to monitor the negative voltage rail in combination with VREF pin. Connect to GND if not being used.				
CT1	5	_	Reset delay programming pin for SVS-1	Connecting this pin to V_{DD} through a 40-k Ω to			
CT2	4	_	Reset delay programming pin for SVS-2	200-kΩ resistor, or leaving it open, selects a fixed delay time (see the <i>Electrical Characteristics</i>).			
СТЗ	3	_	Reset delay programming pin for SVS-3	Connecting a capacitor > 220 pF between this pin			
CT4	2	_	Reset delay programming pin for SVS-4	and GND selects the programmable delay time (see the <i>Reset Delay Time</i> section).			
VREF	13	0	power rail, SENSE4H can monitor the neg	a resistor network between this pin and the negative gative power rail. This pin is intended to only source sistor(s) to a voltage higher than 1.2 V. Do not connect			
MR	1	I	Manual reset input for SVS-1. Logic low le	evel of this pin asserts RESET1.			
WDI	20	I	Watchdog timer (WDT) trigger input. Inputting either a positive or negative logic edge every 610 ms (typical) prevents WDT time out at the WDO or WDO pin. Timer starts from releasing event of RESET1.				
NC	11	_	Not internal connection. TI recommends connecting this pin to the GND pin (pin 12), which is next to this pin.				
Thermal Pad	PAD	_	This pad is the IC substrate. This pad must pattern on the printed-circuit-board (PCB).	st be connected only to GND or to the floating thermal			

Submit Documentation Feedback

Copyright © 2009–2015, Texas Instruments Incorporated



Pin Functions (continued)

PIN			DESCRIPTION				
NAME	NO.	1/0	,	DESCRIPTION			
TPS386000							
RESET1	15	0	Active low reset output of SVS-1	RESETn is an open-drain output pin. When			
RESET2	16	0	Active low reset output of SVS-2	RESETn is asserted, this pin remains in a low- impedance state. When RESETn is released, this			
RESET3	17	0	Active low reset output of SVS-3	pin goes to a high-impedance state after the delay			
RESET4	18	0	Active low reset output of SVS-4	time programmed by CTn. A pullup resistor to V _{DD} or another voltage source is required.			
WDO	19	0	Watchdog timer output. This is an open-drain output pin. When WDT times out, this pin goes to a low-impedance state to GND. If there is no WDT time-out, this pin stays in a high-impedance state.				
TPS386040							
RESET1	15	0	Active low reset output of SVS-1	PECETA is a push pull logic huffer output his			
RESET2	16	0	Active low reset output of SVS-2	RESETn is a push-pull logic buffer output pin. When RESETn is asserted, this pin remains logic			
RESET3	17	0	Active low reset output of SVS-3	low. When RESETn is released, this pin goes to			
RESET4	18	0	Active low reset output of SVS-4	logic high after the delay time programmed by CTn			
WDO	19	0	Watchdog timer output. This is a push-pull output pin. When WDT times out, this pin goes to logic low. If there is no WDT time-out, this pin stays in logic high.				

Submit Documentation Feedback



6 Specifications

6.1 Absolute Maximum Ratings

Over operating junction temperature range, unless otherwise noted. (1)

		MIN	MAX	UNIT
	Input, V _{DD}	-0.3	7	
Voltage	CT pin, V_{CT1} , V_{CT2} , V_{CT3} , V_{CT4}	-0.3	$V_{DD} + 0.3$	V
Vollago	V _{RESET1} , V _{RESET2} , V _{RESET3} , V _{RESET4} , V _{MR} , V _{SENSE1} , V _{SENSE2} , V _{SENSE3} , V _{SENSE4L} , V _{SENSE4H} , V _{WDI} , V _{WDO}	-0.3	7	·
Current	RESETn , RESETn, WDO, WDO, VREF pin		5	mA
Power dissipation	Continuous total	See Thermal I	nformation table	
	Operating virtual junction, T _J ⁽²⁾	-40	150	
Temperature	Operating ambient, T _A	-40	125	°C
	Storage, T _{stg}	-65	150	

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) As a result of the low dissipated power in this device, it is assumed that $T_J = T_A$.

6.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	
$V_{(ESD)}$	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±500	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

Over operating junction temperature range (unless otherwise noted).

	MIN	NOM	MAX	UNIT
V_{DD}	1.8		6.5	V
V _{SENSE} ⁽¹⁾	0		V_{DD}	V
WDI _(HI)	0.7V _{DD}		V_{DD}	V
$WDI_{(LO)}$	0		0.3V _{DD}	V
V_{MR}	0	ı	V_{DD}	V
CTn	0.22		1000	nF
R _{PULL-UP}	6.5	100	10000	kΩ
T _J	-40	25	125	°C

⁽¹⁾ All sense inputs.

6.4 Thermal Information

		TPS3860x0	
	THERMAL METRIC ⁽¹⁾	RGP (VQFN)	UNIT
		20 PINS	-
$R_{\theta JA}$	Junction-to-ambient thermal resistance	46	°C/W
R ₀ JC(top)	Junction-to-case (top) thermal resistance	52.8	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	22.4	°C/W
Ψлт	Junction-to-top characterization parameter	1.3	°C/W
ΨЈВ	Junction-to-board characterization parameter	22.4	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	4.3	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

Product Folder Links: TPS386000 TPS386040

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



6.5 Electrical Characteristics

Over the operating temperature range of $T_J = -40^{\circ}\text{C}$ to 125°C, 1.8 V < V_{DD} < 6.5 V, R_{RESETn} (n = 1, 2, 3, 4) = 100 k Ω to V_{DD} (TPS386000 only), C_{RESETn} (n = 1, 2, 3, 4L, 4H) = 50 pF to GND, R_{WDO} = 100 k Ω to V_{DD} , C_{WDO} = 50 pF to GND, V_{MR} = 100 k Ω to V_{DD} , WDI = GND, and CTn (n = 1, 2, 3, 4) = open, unless otherwise noted. Typical values are at $T_{\perp} = 25^{\circ}$ C.

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{DD}	Input supply range			1.8		6.5	V
l	Supply current (current into V _{DD} pin)		V _{DD} = 3.3 V, RESETn or RESETn not asserted, WDI toggling (1), no output load, and VREF open		11	19	
I _{DD}			V _{DD} = 6.5 V, RESETn or RESETn not asserted, WDI toggling ⁽¹⁾ , no output load, and VREF open		13	22	μA
	Power-up reset volta	ge ⁽²⁾⁽³⁾	V_{OL} (max) = 0.2 V, I_{RESETn} = 15 μ A			0.9	V
V_{ITN}	Negative-going input	threshold voltage	SENSE1, SENSE2, SENSE3, SENSE4L	396	400	404	mV
V_{ITP}	Positive-going input t	hreshold voltage	SENSE4H	396	400	404	mV
V_{HYSN}	Hysteresis (positive-going) on V _{ITN}		SENSE1, SENSE2, SENSE3, SENSE4L		3.5	10	mV
V_{HYSP}	Hysteresis (negative-going) on V _{ITP}		SENSE4H		3.5	10	mV
I _{SENSE}	Input current at SENSEm pin		V _{SENSEm} = 0.42 V	-25	±1	+25	nA
I _{CT}	CTn pin charging current	CT1	$C_{CT1} > 220 \text{ pF}, V_{CT1} = 0.5 \text{ V}^{(4)}$	245	300	355	- 1
		CT2, CT3, CT4	$C_{CTn} > 220 \text{ pF}, V_{CTn} = 0.5 \text{ V}^{(4)}$	235	300	365	nA
V _{TH(CTn)}	CTn pin threshold		C _{CTn} > 220 pF	1.18	1.238	1.299	V
V _{IL}	MR and WDI logic lo	w input		0		0.3V _{DD}	V
V _{IH}	MR and WDI logic hi	gh input		0.7V _{DD}			V
	L L DECET DECET		I _{OL} = 1 mA			0.4	V
V_{OL}	Low-level RESETn or RESETn output voltage		SENSEn = 0 V, 1.3 V < V _{DD} < 1.8 V, I _{OL} = 0.4 mA ⁽²⁾			0.3	V
	Low-level WDO outp	ut voltage	I _{OL} = 1 mA			0.4	
	High-level RESETN or RESETN output voltage	TPS386040 only	I _{OL} = -1 mA	V _{DD} - 0.4			٧
V_{OH}	11: 1 1 11/100	TD0000040	$I_{OL} = -1 \text{ mA}$	V _{DD} - 0.4			
	High-level WDO output voltage	TPS386040 only	SENSEn = 0 V, 1.3 V < V_{DD} < 1.8 V, I_{OL} = -0.4 mA ⁽²⁾	V _{DD} - 0.3			V
I _{LKG}	RESETn, RESETn, WDO, and WDO leakage current	TPS386000 only	V _{RESETn} = 6.5 V, RESETn, RESETn, WDO, and WDO are logic high	-300		300	nA
V_{REF}	Reference voltage ou	utput	1 μ A < I _{VREF} < 0.2 mA (source only, no sink)	1.18	1.2	1.22	V
C _{IN}	Input pin capacitance	<u> </u>	CTn: 0 V to V _{DD} , other pins: 0 V to 6.5 V		5		pF

Toggling WDI for a period less than t_{WDT} negatively affects I_{DD} .

These specifications are beyond the recommended V_{DD} range, and only define RESETn or RESETn output performance during V_{DD}

The lowest supply voltage (V_{DD}) at which RESETn or RESETn becomes active; $t_{RISE(VDD)} \ge 15 \ \mu s/V$. CTn (where n = 1, 2, 3, or 4) are constant current charging sources working from a range of 0 V to $V_{TH(CTn)}$, and the device is tested at $V_{CTn} = 0.5 \text{ V}$. For I_{CT} performance between 0 V and $V_{TH(CTn)}$, see Figure 28.



6.6 Timing Requirements

Over the operating temperature range of $T_J = -40^{\circ}\text{C}$ to 125°C, 1.8 V < V_{DD} < 6.5 V, R_{RESETn} (n = 1, 2, 3, 4) = 100 k Ω to V_{DD} (TPS386000 only), C_{RESETn} (n = 1, 2, 3, 4L, 4H) = 50 pF to GND, R_{WDO} = 100 k Ω to V_{DD} , C_{WDO} = 50 pF to GND, V_{MR} = 100 k Ω to V_{DD} , WDI = GND, and CTn (n = 1, 2, 3, 4) = open, unless otherwise noted. Nominal values are at T_J = 25°C.

			MIN	TYP	MAX	UNIT
t	Input pulse width to	SENSEm: 1.05 $V_{ITN} \rightarrow$ 0.95 V_{ITN} or 0.95 $V_{ITP} \rightarrow$ 1.05 V_{ITP}		4		μs
	SENSEIII AHU IVIN DILIS	$\overline{\text{MR}}$: 0.7 $V_{DD} \rightarrow 0.3 V_{DD}$		1		ns

6.7 Switching Characteristics

Over the operating temperature range of $T_J = -40^{\circ}\text{C}$ to 125°C, 1.8 V < V_{DD} < 6.5 V, R_{RESETn} (n = 1, 2, 3, 4) = 100 k Ω to V_{DD} (TPS386000 only), C_{RESETn} (n = 1, 2, 3, 4L, 4H) = 50 pF to GND, R_{WDO} = 100 k Ω to V_{DD} , C_{WDO} = 50 pF to GND, V_{MR} = 100 k Ω to V_{DD} , WDI = GND, and CTn (n = 1, 2, 3, 4) = open, unless otherwise noted. Typical values are at T_J = 25°C.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	RESETn or RESETn	CTn = Open	14	20	24	
ιD	delay time	CTn = V _{DD}	225	300	375	ms
t_{WDT}	Watchdog timer time-out pe	eriod ⁽¹⁾	450	600	750	ms

(1) Start from RESET1 or RESET1 release or last WDI transition.




Figure 1. SVS-1 Timing Diagram

Submit Documentation Feedback

Copyright © 2009–2015, Texas Instruments Incorporated






Figure 2. SVS-2 Timing Diagram




Figure 3. SVS-3 Timing Diagram






Figure 4. SVS-4 Timing Diagram






Figure 5. WDT Timing Diagram






Figure 6. Legacy WDT Configuration Timing Diagram





Figure 7. Enlarged View of Event 1 from Figure 6




6.8 Typical Characteristics




TEXAS INSTRUMENTS

Typical Characteristics (continued)





Typical Characteristics (continued)







Figure 20. Output Voltage Low vs Output Current

Figure 21. Output Voltage Low at 1 mA vs Temperature







Figure 22. Output Voltage High vs Output Current

Figure 23. Output Voltage High at 1 mA vs Temperature







Figure 24. TPS386040 V_{REF} Output Load Regulation $(V_{DD} = 1.8 \text{ V})$

Figure 25. TPS386040 V_{REF} Output Load Regulation (V_{DD} = 3.3 V)




Typical Characteristics (continued)





7 Parameter Measurement Information



$$X_1 = \frac{Z_1}{0.4} \times 100$$
 (%)

$$X_1 = \frac{Z_1}{0.4} \times 100 \text{ (\%)}$$

 $X_2 = \frac{Z_2}{0.4} \times 100 \text{ (\%)}$

 \boldsymbol{X}_1 and \boldsymbol{X}_2 are overdrive (%) values calculated from actual SENSEn voltage amplitudes measured as Z_1 and Z_2 .

Y_N is the minimum pulse width that gives RESETn or $\overline{\text{RESETn}}$ transition. Greater Z_N produces shorter Y_N .

For SENSE4H, this graph should be inverted 180 degrees on the voltage axis.

Figure 29. Overdrive Measurement Method



8 Detailed Description

8.1 Overview

The TPS3860x0 multi-channel supervisory family of devices combines four complete SVS function sets into one IC, along with a watchdog timer, a window comparator, and negative voltage sensing. The design of each SVS channel is based on the single-channel supervisory device series, TPS3808. The TPS3860x0 is designed to assert RESETn or RESETn signals, as shown in Table 1, Table 2, Table 3, and Table 4. The RESETn or RESETn outputs remain asserted during a user-configurable delay time after the event of reset release (see the Reset Delay Time section).

The TPS3860x0 has a very low quiescent current of 11 μ A (typical) and is available in a small, 4-mm \times 4-mm, 20-Pin VQFN package.

Submit Documentation Feedback



8.2 Functional Block Diagrams




Figure 30. TPS386000 Block Diagram



Functional Block Diagrams (continued)




Figure 31. TPS386040 Block Diagram



8.3 Feature Description

8.3.1 Voltage Monitoring

Each SENSEm (m = 1, 2, 3, 4L) pin can be set to monitor any voltage threshold above 0.4 V using an external resistor divider. The SENSE4H pin can be used for any overvoltage detection greater than 0.4 V. or for negative voltage detection using an external resistor divider (see the Sensing a Negative Voltage section). A broad range of voltage threshold and reset delay time adjustments can be supported, allowing these devices to be used in a wide array of applications.

The TPS3860x0 is relatively immune to short negative transients on the SENSEn pin. Sensitivity to transients depends on threshold overdrive, as shown in (Figure 14).

8.3.2 Manual Reset

The manual reset (MR) input allows external logic signal from other processors, logic circuits, and/or discrete sensors to initiate a device reset. Because MR is connected to SVS-1, the RESET1 or RESET1 pin is intended to be connected to processor(s) as a primary reset source. A logic low at MR causes RESET1 or RESET1 to assert. After MR returns to a logic high and SENSE1 is above its reset threshold, RESET1 or RESET1 is released after the user-configured reset delay time. Unlike the TPS3808 series, the TPS3860x0 does not integrate an internal pullup resistor between MR and V_{DD}.

To control the MR function from more than one logic signal, the logic signals can be combined by wired-OR into the MR pin using multiple NMOS transistors and one pullup resistor.

8.3.3 Watchdog Timer

The TPS3860x0 provides a watchdog timer with a dedicated watchdog error output, WDO or WDO. The WDO or WDO output enables application board designers to easily detect and resolve the hang-up status of a processor. As with MR, the watchdog timer function of the device is also tied to SVS-1. Figure 5 shows the timing diagram of the WDT function. Once RESET1 or RESET1 is released, the internal watchdog timer starts its countdown. Inputting a logic level transition at WDI resets the internal timer count and the timer restarts the countdown. If the TPS3860x0 fails to receive any WDI rising or falling edge within the WDT period, the WDT times out and asserts WDO or WDO. After WDO or WDO is asserted, the device holds the status with the internal latch circuit. To clear this time-out status, a reset assertion of RESET1 or RESET is required. That is, a negative pulse to MR, a SENSE1 voltage less than V_{ITN}, or a V_{DD} power down is required.

To reset the processor by WDT time-out, WDO can be combined with RESET1 by using the wired-OR with the TPS386000 option.

For legacy applications where the watchdog timer time-out causes RESET1 to assert, connect WDO to MR; see Figure 35 for the connections and see Figure 6 and Figure 7 for the timing diagrams.

Product Folder Links: TPS386000 TPS386040

Copyright © 2009-2015, Texas Instruments Incorporated



Feature Description (continued)

8.3.4 Reset Output

In a typical TPS3860x0 application, RESETn or RESETn outputs are connected to the reset input of a processor (DSP, CPU, FPGA, ASIC, and so forth), or connected to the enable input of a voltage regulator (DC-DC, LDO, and so forth).

The TPS386000 provides open-drain reset outputs. Pullup resistors must be used to hold these lines high when RESETn is not asserted, or when RESETn is asserted. By connecting pullup resistors to the proper voltage rails (up to 6.5 V), RESETn or RESETn output nodes can be connected to the other devices at the correct interface voltage levels. The pullup resistor should be no smaller than 10 k Ω to ensure the safe operation of the output transistors. By using wired-OR logic, any combination of RESETn can be merged into one logic signal.

The TPS386040 provides pushpull reset outputs. The logic high level of the outputs is determined by the V_{DD} voltage. With this configuration, pullup resistors are <u>not required</u> and some board area can be saved. However, all the interface logic levels should be examined. All RESETn or RESETn connections must be compatible with the V_{DD} logic level.

The RESETn or RESETn outputs are defined for V_{DD} voltage higher than 0.9 V. To ensure that the target processor(s) are properly reset, the V_{DD} supply input should be fed by the available power rail as early as possible in application circuits. Table 1, Table 2, Table 3, and Table 4 are truth tables that describe how the outputs are asserted or released. Figure 1, Figure 2, Figure 3, and Figure 4 show the SVS-n timing diagrams. When the conditions are met, the device changes the state of SVS-n from asserted to released after a user-configurable delay time. However, the transitions from released-state to asserted-state are performed almost immediately with minimal propagation delay. Figure 3 describes the relationship between threshold voltages (V_{ITN} and V_{HYSN}) and SENSEm voltage; and all SVS-1, SVS-2, SVS-3, and SVS-4 have the same behavior of Figure 3.

8.4 Device Functional Modes

The following tables show the state of the output and the status of the part under various conditions.

Table 1. SVS-1 Truth Table

CONE	ITION	OUTPUT	STATUS
$\overline{MR} = Low$	SENSE1 < V _{ITN}	RESET1 = Low	Reset asserted
$\overline{MR} = Low$	SENSE1 > V _{ITN}	RESET1 = Low	Reset asserted
$\overline{MR} = High$	SENSE1 < V _{ITN}	RESET1 = Low	Reset asserted
MR = High	SENSE1 > V _{ITN}	RESET1 = High	Reset released after delay

Table 2. SVS-2 Truth Table

CONDITION	OUTPUT	STATUS
SENSE2 < V _{ITN}	RESET2 = Low	Reset asserted
SENSE2 > V _{ITN}	RESET2 = High	Reset released after delay

Table 3. SVS-3 Truth Table

CONDITION	OUTPUT	STATUS
SENSE3 < V _{ITN}	RESET3 = Low	Reset asserted
SENSE3 > V _{ITN}	RESET3 = High	Reset released after delay

Product Folder Links: TPS386000 TPS386040



Table 4. SVS-4 Truth Table

CONE	DITION	OUTPUT	STATUS
SENSE4L < V _{ITN}	SENSE4H > V _{ITP}	RESET4 = Low	Reset asserted
SENSE4L < V _{ITN}	SENSE4H < V _{ITP}	RESET4 = Low	Reset asserted
SENSE4L > V _{ITN}	SENSE4H > V _{ITP}	RESET4 = Low	Reset asserted
SENSE4L > V _{ITN}	SENSE4H < V _{ITP}	RESET4 = High	Reset released after delay

Table 5. Watchdog Timer (WDT) Truth Table

WDO	WDO	RESET1	WDI PULSE INPUT	OUTPUT	STATUS
Low	High	Asserted	Toggling	WDO = low	Remains in WDT time-out
Low	High	Asserted	610 ms after last WDI↑ or WDI↓	$\overline{\text{WDO}} = \text{low}$	Remains in WDT time-out
Low	High	Released	Toggling	$\overline{\text{WDO}} = \text{low}$	Remains in WDT time-out
Low	High	Released	610 ms after last WDI↑ or WDI↓	$\overline{\text{WDO}} = \text{low}$	Remains in WDT time-out
High	Low	Asserted	Toggling	$\overline{\text{WDO}} = \text{high}$	Normal operation
High	Low	Asserted	610 ms after last WDI↑ or WDI↓	WDO = high	Normal operation
High	Low	Released	Toggling	WDO = high	Normal operation
High	Low	Released	610 ms after last WDI↑ or WDI↓	WDO = low	Enters WDT timeout

(5)



9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

9.1.1 Undervoltage Detection

The SENSEm inputs are pins that allow any system voltages to be monitored. If the voltage at the SENSE1, SENSE3, or SENSE4L pins drops below V_{ITN} , then the corresponding reset outputs are asserted. If the voltage at the SENSE4H pin exceeds V_{ITP} , then RESET4 or RESET4 is asserted. The comparators have a built-in hysteresis to ensure smooth reset output assertions and deassertions. In noisy applications, it is good analog design practice to place a 1-nF to 10-nF bypass capacitor at the SENSEm input to reduce sensitivity to transients, layout parasitics, and interference between power rails monitored by this device. A typical connection of resistor dividers are shown in Figure 35. All the SENSEm pins can be used to monitor voltage rails down to 0.4 V. Threshold voltages can be calculated using Equation 1 to Equation 3.

$$V_{MON(1)} = (1 + R_{S1H}/R_{S1L}) \times 0.4 \text{ (V)}$$
(1)

$$V_{MON(2)} = (1 + R_{S2H}/R_{S2L}) \times 0.4 \text{ (V)}$$
(2)

$$V_{MON(3)} = (1 + R_{S3H}/R_{S3L}) \times 0.4 \text{ (V)}$$
 (3)

9.1.2 Undervoltage and Overvoltage Detection

The comparator at the SENSE4H pin has the opposite comparison polarity to the other SENSEm pins. In the configuration shown in Figure 32, this comparator monitors overvoltage of the $V_{MON(4)}$ node; combined with the comparator at SENSE4L, SVS-4 forms a window comparator.

$$V_{MON(4, UV)} = \{1 + R_{S4H}/(R_{S4M} + R_{S4L})\} \times 0.4 (V)$$

$$V_{MON(4, OV)} = \{1 + (R_{S4H} + R_{S4M})/R_{S4L}\} \times 0.4 (V)$$
(4)

where

- $V_{MON(4, UV)}$ is the undervoltage threshold.
- $\bullet \quad V_{MON(4,\ OV)} \ is \ the \ overvoltage \ threshold.$

Figure 32. SVS-4: Window Comparator

24

Submit Documentation Feedback



Application Information (continued)





Figure 33. Window Comparator Operation

9.1.3 Sensing a Negative Voltage

By using voltage reference output VREF, the SVS-4 comparator can monitor negative voltage or positive voltage lower than 0.4V. Figure 34 shows this usage in an application circuit. SVS-4 monitors the positive and negative voltage power rail (for example, 15-V and -15-V supply to an op amp) and the RESET4 or RESET4 output status continues to be as described in Table 4. R_{S42H} is located at higher voltage position than R_{S42L}. The threshold voltage calculations are shown in Equation 6 and Equation 7.

$$V_{MON(4, NEG)} = (1 + R_{S41H}/R_{S41L}) \times 0.4 \text{ (V)}$$

$$V_{MON(4, NEG)} = (1 + R_{S41H}/R_{S41L}) \times 0.4 \text{ (P}_{SMM} \times V_{MON(4, NEG)} = 0.4 - [R_{SMM}/R_{SMM} \times 0.8 \text{ (V)}]$$
(7)






Figure 34. SVS4: Negative Voltage Sensing



Application Information (continued)

9.1.4 Reset Delay Time

Each of the SVS-n channels can be configured independently in one of three modes. Table 6 describes the delay time settings.

Table 6. Delay Timing Selection

CTn CONNECTION	DELAY TIME
Pullup to V _{DD}	300 ms (typical)
Open	20 ms (typical)
Capacitor to GND	Programmable

To select the 300-ms fixed delay time, the CTn pin should be pulled up to V_{DD} using a resistor from 40 k Ω to 200 k Ω . There is a pulldown transistor from CTn to GND that turns on every time the device powers on to determine and confirm CTn pin status; therefore, a direct connection of CTn to V_{DD} causes a large current flow. To select the 20-ms fixed delay time, the CTn pin should be left open. To program a user-defined adjustable delay time, an external capacitor must be connected between CTn and GND. The adjustable delay time can be calculated by the following equation:

$$C_{CT} (nF) = [t_{DELAY} (ms) - 0.5 (ms)] \times 0.242$$
 (8)

Using this equation, a delay time can be set to between 1.4 ms to 10 s. The external capacitor should be greater than 220 pF (nominal) so that the TPS3860x0 can distinguish it from an open CT pin. The reset delay time is determined by the time it takes an on-chip, precision 300-nA current source to charge the external capacitor to 1.24 V. When the RESETn or RESETn outputs are asserted, the corresponding capacitors are discharged. When the condition to release RESETn or RESETn occurs, the internal current sources are enabled and begin to charge the external capacitors. When the CTn voltage on a capacitor reaches 1.24 V, the corresponding RESETn or RESETn pins are released. A low leakage type capacitor (such as ceramic) should be used, and that stray capacitance around this pin may cause errors in the reset delay time.

6 Submit Documentation Feedback



9.2 Typical Application

Figure 35 shows a typical application circuit.




Figure 35. Typical Application Circuit

9.2.1 Design Requirements

This design is intended to monitor the voltage rails for an FPGA. Table 7 summarizes the design requirements.

 PARAMETER
 DESIGN REQUIREMENT

 V_{DD}
 5 V

 V_{MON(1)}
 1.8 V -5%

 V_{MON(2)}
 1.5 V -5%

 $V_{MON(3)}$ $V_{MON(4)}$

Approximate start-up time

1.2 V -5%

1 V ±5%

100 ms

Table 7. Design Requirements



9.2.2 Detailed Design Procedure

Select the pullup resistors to be 100 k Ω to ensure that $V_{OL} \le 0.4 \text{ V}$.

Use Equation 8 to set CT = 22 nF for all channels to obtain an approximate start-up delay of 100 ms.

Select RSnL = 10 k Ω for all channels to ensure DC accuracy.


Use Equation 1 through Equation 5 to determine the values of RSnH and RS4M. Using standard 1% resistors, Table 8 shows the results.


Table 8. Design Results

RESISTOR	VALUE (kΩ)
RS1H	32.4
RS2H	25.5
RS3H	18.7
RS4H	14.3
RS4M	1

The FPGA does not have a separate watchdog failure input, so a legacy connection is used by connecting WDO to MR.

9.2.3 Application Curves





10 Power Supply Recommendations

The TPS386000 can operate from a 1.8-V to a 6.5-V input supply. TI recommends placing a $0.1-\mu F$ capacitor placed next to the V_{DD} pin to the GND node. This power supply should be less than 1.8 V in normal operation to ensure that the internal UVLO circuit does not assert reset.

3 Submit Documentation Feedback

Copyright © 2009–2015, Texas Instruments Incorporated



11 Layout

11.1 Layout Guidelines

Follow these guidelines to lay out the printed-circuit-board (PCB) that is used for the TPS3860x family of devices.

- Keep the traces to the timer capacitors as short as possible to optimize accuracy.
- Avoid long traces from the SENSE pin to the resistor divider. Instead, run the long traces from the RSnH to V_{MON(n)}.
- \bullet $\;$ Place the V_{DD} decoupling capacitor (C_{VDD}) close to the device.
- Avoid using long traces for the V_{DD} supply node. The V_{DD} capacitor (C_{VDD}), along with parasitic inductance from the supply to the capacitor, can form an LC tank and create ringing with peak voltages above the maximum V_{DD} voltage.

11.2 Layout Example




Figure 38. Example Layout (RGP Package)



12 Device and Documentation Support

12.1 Device Support

12.1.1 Development Support

12.1.1.1 Evaluation Modules

Two evaluation modules (EVMs) are available to assist in the initial circuit performance evaluation using the TPS3860x0. The TPS386000EVM-736 evaluation module and TPS386040EVM evaluation module can each be requested at the Texas Instruments website through the device product folders or purchased directly from the TI eStore.

12.1.1.2 Spice Models

Computer simulation of circuit performance using SPICE is often useful when analyzing the performance of analog circuits and systems. A SPICE model for the TPS3860x0 is available through the device product folders under Simulation Models.

12.1.2 Device Nomenclature

Table 9. Device Nomenclature⁽¹⁾

PRODUCT	DESCRIPTION
TPS3860x0 yyy<i>z</i>	 x is device configuration option x = 0: Open-drain, active low x = 4: Push-pull, active low yyy is package designator z is package quantity

For the most current package and ordering information see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

12.2 Documentation Support

12.2.1 Related Documentation

For related documentation see the following:

- TPS3860xxEVM-736 User's Guide, SLVU450
- User's Guide for the TPS386000 and TPS386040 EVM, SLVU341

12.3 Related Links

Table 10 lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 10. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
TPS386000	Click here	Click here	Click here	Click here	Click here
TPS386040	Click here	Click here	Click here	Click here	Click here

Product Folder Links: TPS386000 TPS386040



12.4 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.5 Trademarks

E2E is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners.

12.6 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.7 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2009–2015, Texas Instruments Incorporated

Submit Documentation Feedback





20-Mar-2015

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS386000RGPR	ACTIVE	QFN	RGP	20	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TPS 386000	Samples
TPS386000RGPT	ACTIVE	QFN	RGP	20	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TPS 386000	Samples
TPS386040RGPR	ACTIVE	QFN	RGP	20	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TPS 386040	Samples
TPS386040RGPT	ACTIVE	QFN	RGP	20	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TPS 386040	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.



PACKAGE OPTION ADDENDUM

20-Mar-2015

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TPS386000:

Automotive: TPS386000-Q1


NOTE: Qualified Version Definitions:

Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

PACKAGE MATERIALS INFORMATION

www.ti.com 20-Mar-2015

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

All difficultions are fiorifinal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS386000RGPR	QFN	RGP	20	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TPS386000RGPT	QFN	RGP	20	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TPS386040RGPR	QFN	RGP	20	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TPS386040RGPT	QFN	RGP	20	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2

www.ti.com 20-Mar-2015



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS386000RGPR	QFN	RGP	20	3000	367.0	367.0	35.0
TPS386000RGPT	QFN	RGP	20	250	210.0	185.0	35.0
TPS386040RGPR	QFN	RGP	20	3000	367.0	367.0	35.0
TPS386040RGPT	QFN	RGP	20	250	210.0	185.0	35.0

RGP (S-PVQFN-N20) PLASTIC QUAD FLATPACK NO-LEAD 4,15 3,85 A В 15 11 10 16 4,15 3,85 20 6 Pin 1 Index Area Top and Bottom 0,20 Nominal Lead Frame 1,00 0,80 Seating Plane _____0,08 C Seating Height $\frac{0.05}{0.00}$ C THERMAL PAD 20 SIZE AND SHAPE 4X 2,00 SHOWN ON SEPARATE SHEET 16 10 0,50 15 $20X \ \frac{0,30}{0,18}$

NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.

- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.

0,10 M C A B 0,05 M C

4203555/G 07/11

⚠ Check thermal pad mechanical drawing in the product datasheet for nominal lead length dimensions.



Bottom View

RGP (S-PVQFN-N20)


PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




NOTES: A. All linear dimensions are in millimeters

B. The Pin 1 Identification mark is an optional feature that may be present on some devices In addition, this Pin 1 feature if present is electrically connected to the center thermal pad and therefore should be considered when routing the board layout.



RGP (S-PVQFN-N20)

PLASTIC QUAD FLATPACK NO-LEAD



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic Security www.ti.com/security logic.ti.com

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity