FAIRCHILD SEMICONDUCTOR®

November 2012

FR014H5JZ (14mΩ, -30V)
High-Side Reverse Bias / Reverse Polarity Protector With Integrated Over Voltage Transient Suppression

Features

- Up to -30V Reverse-Bias Protection
- Nano Seconds of Reverse-Bias Blocking Response Time
- +32V 24-Hour “Withstand” Rating
- 14mΩ Typical Series Resistance at 5V
- Integrated TVS Over Voltage Suppression
- MLP 3.3x3.3 Package Size
- RoHs Compliant
- USB Tested and Compatible

Applications

- USB 1.0, 2.0 and 3.0 Devices
- USB Charging
- Mobile Devices
- Mobile Medical
- POS Systems
- Toys
- Any DC Barrel Jack Powered Device
- Any DC Devices subject to Negative Hot Plug or Inductive Transients
- Automotive Peripherals



MLP 3.3x3.3

Description

Reverse bias is an increasingly common fault event that may be generated by user error, improperly installed batteries, automotive environments, erroneous connections to third-party chargers, negative “hot plug” transients, inductive transients, and readily available negatively biased rouge USB chargers.

Fairchild circuit protection is proud to offer a new type of reverse bias protection devices. The FR devices are low resistance, series switches that, in the event of a reverse bias condition, shut off power and block the negative voltage to help protect downstream circuits.

The FR devices are optimized for the application to offer best in class reverse bias protection and voltage capabilities while minimizing size, series voltage drop, and normal operating power consumption.

In the event of a reverse bias application, FR014H5JZ devices effectively provide a full voltage block and can easily protect -0.3V rated silicon.

From a power perspective, in normal bias, a 14mΩ FR device in a 1.5A application will generate only 21mV of voltage drop or 32mW of power loss. In reverse bias, FR devices dissipate less then 20µW in a 16V reverse bias event. This type of performance is not possible with a diode solution.

Benefits extend beyond the device. Due to low power dissipation, not only is the device small, but heat sinking requirements and cost can be minimized as well.

Ordering Information

Part Number	Top Mark	Package	Packing Method
FR014H5JZ	14H	8-Lead, Molded Leadless Package (MLP), Dual, 3.3mm Square	3000 on Tape & Reel; 13-inch Reel, 12mm Tape

Diagrams



Figure 1. Block Diagram



Figure 2. Typical Schematic

Pin Configuration



Figure 3. Pin Assignments

Pin Definitions

Name	Pin	Description
POS	5, 6, 7, 8	The positive terminal of the power source. Current flows into this pin during normal operation.
CTL	4	The control pin of the device. A negative voltage to the POS pin turns the switch on and a positive voltage turns the switch to a high-impedance state.
NEG	1, 2, 3	The positive terminal of the load circuit to be protected. Current flows out of this pin during normal operation.

Absolute Maximum Ratings

Values are at T_A=25°C unless otherwise noted.

Symbol	Parameter				Value	Unit
$V+_{MAX\_OP}$	Steady-State Normal Operating Voltage between POS and CTL Pins (V_{IN} = $V+_{MAX\_OP}$, I_{IN} = 1.5A, Switch On)				+25	V
$V+_{24}$	24-Hour Normal Operating Voltage Withstand Capability between POS and CTL Pins (V_{IN} = $V+_{24}$, I_{IN} = 1.5A, Switch On) (1)				+32	
$V-_{MAX\_OP}$	Steady-State Reverse Bias Standoff Voltage between POS and CTL Pins (V_{IN} = $V-_{MAX\_OP}$)				-30	
I_{IN}	Input Current	V_{IN} = 5V, Continuous(2) *(see Figure 4)*			8	A
T_J	Operating Junction Temperature				150	°C
P_D	Power Dissipation	T_C = 25°C			36	W
		T_A = 25°C(2) *(see Figure 4)*			2.3	
I_{DIODE_CONT}	Steady-State Diode Continuous Forward Current from POS to NEG(2) *(see Figure 4)*				2	A
I_{DIODE_PULSE}	Pulsed Diode Forward Current from POS to NEG (300µs Pulse) (2) *(see Figure 5)*				450	
ESD	Electrostatic Discharge Capability	Human Body Model, JESD22-A114			8	kV
		Charged Device Model, JESD22-C101			2	
		System Model, IEC61000-4-2	NEG is shorted to CTL and connected to GND	Contact	8	
				Air	15	
			No external connection between NEG and CTL	Contact	3	
				Air	4	

Notes:

1. The V_{+24} rating is NOT a survival guarantee. It is a statistically calculated survivability reference point taken on qualification devices, where the predicted failure rate is less than 0.01% at the specified voltage for 24 hours. It is intended to indicate the device's ability to withstand transient events that exceed the recommended operating voltage rating. Specification is based on qualification devices tested using accelerated destructive testing at higher voltages, as well as production pulse testing at the V_{+24} level. Production device field life results may vary. Results are also subject to variation based on implementation, environmental considerations, and circuit dynamics. Systems should never be designed with the intent to normally operate at V_{+24} levels. *Contact Fairchild Semiconductor for additional information.*
2. The device power dissipation and thermal resistance (R_θ) are characterized with device mounted on the following FR4 printed circuit boards, as shown in Figure 4 and Figure 5



Figure 4. 1 Square Inch of 2-ounce copper



Figure 5. Minimum Pads of 2-ounce Copper

Thermal Characteristics

Symbol	Parameter	Value	Unit
$R_{\theta JC}$	Thermal Resistance, Junction to Case	3.4	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient(2) *(see Figure 4)*	50	

Electrical Characteristics

Values are at T_A = 25°C unless otherwise noted.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
Positive Bias Characteristics						
R_{ON}	Device Resistance, Switch On	V_{IN} = +4V, I_{IN} = 1.5A		18	23	mΩ
		V_{IN} = +5V, I_{IN} = 1.5A		14	19	
		V_{IN} = +5V, I_{IN} = 1.5A, T_J = 125°C		20		
		V_{IN} = +12V, I_{IN} = 1.5A		11	14	
V_{ON}	Input Voltage, V_{IN}, at which Voltage at POS, V_{POS}, Reaches a Certain Level at Given Current	I_{IN} = 100mA, V_{POS} - V_{NEG} = 50mV, V_{CTL} = 0V	2.0	2.4	3.0	V
$\Delta V_{ON} / \Delta T_J$	Temperature Coefficient of V_{ON}			-3.52		mV/°C
V_F	Diode Forward Voltage	V_{CTL} = V_{NEG}, I_{DIODE} = 0.1A, Pulse width < 300µs	0.57	0.63	0.70	V
I_{BIAS}	Bias Current Flowing into POS Pin during Normal Bias Operation	V_{POS} = 5V, V_{CTL} = 0V, No Load		30		nA
Negative Bias Characteristics						
V_{-MAX_OP}	Reverse Bias Breakdown Voltage	I_{IN} = -250µA, V_{CTL} = V_{NEG} =0V			-30	V
$\Delta V_{-MAX\_OP} / \Delta T_J$	Reverse Bias Breakdown Voltage Temperature Coefficient			22.5		mV/°C
I_-	Leakage Current from NEG to POS in Reverse-Bias Condition	V_{POS} = -20V, V_{CTL} = V_{NEG} = 0V		1		µA
t_{RN}	Time to Respond to Negative Bias Condition	V_{CTL} = 5V, V_{POS} = 0V, C_{LOAD} = 10µF, Reverse Bias Startup Inrush Current = 0.2A			50	ns
Integrated TVS Performance						
V_Z	Breakdown Voltage @ I_T	I_T = 1mA, 300µs Pulse	28.5	30	31.2	V
I_R	Leakage Current from NEG to CTL	V_{NEG} = +25V, V_{CTL} = 0V		1.5	10	µA
		V_{NEG} = -25V, V_{CTL} = 0V		-1.5	-10	
I_{PPM}	Max Pulse Current from NEG to CTL	V_{NEG} > V_{CTL}			0.8	A
		V_{NEG} < V_{CTL}			-0.9	
V_C	Clamping Voltage form NEG to CTL at I_{PPM}	IEC61000-4-5 8x20µs pulse; V_{NEG} > V_{CTL}		34		V
		IEC61000-4-5 8x20µs pulse; V_{NEG} < V_{CTL}		-34		
Dynamic Characteristics						
C_I	Input Capacitance between POS and CTL	V_{IN} = -5V, V_{CTL} = V_{NEG} = 0V, f = 1MHz		2440		pF
C_S	Switch Capacitance between POS and NEG			564		
C_O	Output Capacitance between NEG and CTL			2526		
R_C	Control Internal Resistance			3.6		Ω

Typical Characteristics

T_J = 25°C unless otherwise specified.



Figure 6. Switch On Resistance vs. Switch Current



Figure 7. Minimum Input Voltage to Turn On Switch vs. Current at 50mV Switch Voltage Drop



Figure 8. Effective Switch Resistance R_{SW} vs. Input Voltage V_{IN}



Figure 9. Switch On Resistance vs. Junction Temperature at 0.1A



Figure 10. Switch On Resistance vs. Junction Temperature at 1.5A



Figure 11. Single-Pulse Maximum Power vs. Time

Typical Characteristics

T_J = 25°C unless otherwise specified.



Figure 12. Startup Diode Current vs. Forward Voltage

Application Test Configurations



Figure 13. Typical Application Circuit for USB Applications



Figure 14. Startup Test Circuit – Normal Bias with FR014H5JZ

Application Test Configurations (Continued)



Figure 15. Startup Test Circuit – Reverse Bias with FR014H5JZ



Figure 16. Startup Test Circuit – without FR014H5JZ

Typical Application Waveforms

Typical USB3.0 conditions.



Figure 17. Normal Bias Startup Waveform, DC Power Source=5V, C_1=100µF, C_2=10µF, R_1=R_2=10kΩ, R_3=27Ω



Figure 18. Reverse Bias Startup Waveform, DC Power Source=5V, C_1=100µF, C_2=10µF, R_1=R_2=10kΩ, R_3=27Ω

Typical Application Waveforms (Continued)

Typical USB3.0 conditions.



Figure 19. Startup Waveform without FR014H5JZ, DC Power Source=5V, C_1=100µF, C_2=10uF, R_1=R_2=10kΩ, R_3=27Ω

Application Information

Figure 17 shows the voltage and current waveforms when a virtual USB3.0 device is connected to a 5V source. A USB application allows a maximum source output capacitance of C_1 = 120µF and a maximum device-side input capacitance of C_2 = 10µF plus a maximum load (minimum resistance) of R_3 = 27Ω. C_1 = 100µF, C_2 = 10µF and R_3 = 27Ω were used for testing.

When the DC power source is connected to the circuit *(refer to Figure 13)*, the built-in startup diode initially conducts the current such that the USB device powers up. Due to the initial diode voltage drop, the FR014H5JZ effectively reduces the peak inrush current of a hot plug event. Under these test conditions, the input inrush current reaches about 6A peak. While the current flows, the input voltage increases. The speed of this input voltage increase depends on the time constant formed by the load resistance R_3 and load capacitance C_2. The larger the time constant, the slower the input voltage increase. As the input voltage approaches a level equal to the protector's turn-on voltage, V_{ON}, the protector turns on and operates in Low-Resistance Mode as defined by V_{IN} and operating current I_{IN}.

In the event of a negative transient, or when the DC power source is reversely connected to the circuit, the device blocks the flow of current and holds off the voltage, thereby protecting the USB device. Figure 18 shows the voltage and current waveforms when a virtual USB3.0 device is reversely biased; the output voltage is near 0 and response time is less than 50ns.

Figure 19 shows the voltage and current waveforms when no reverse bias protection is implemented. In Figure 17, while the reverse bias protector is present, the input voltage, V_{IN}, and the output voltage, V_O, are separated and look different. When this reverse bias protector is removed, V_{IN} and V_O merge, as shown in Figure 19 as V_{IN}. This V_{IN} is also the voltage applied to the load circuit. It can be seen that, with reverse bias protection, the voltage applied to the load and the current flowing into the load look very much the same as without reverse bias protection.

Benefits of Reverse Bias Protection

The most important benefit is to prevent accidently reverse-biased voltage from damaging the USB load. Another benefit is that the peak startup inrush current can be reduced. How fast the input voltage rises, the input/output capacitance, the input voltage, and how heavy the load is determine how much the inrush current can be reduced. In a 5V USB application, for example, the inrush current can be 5% - 20% less with different input voltage rising rate and other factors. This can offer a system designer the option of increasing C_2 while keeping "effective" USB device capacitance down.


0.05 C
2X
3.30
A
B
3.30
PIN#1 IDENT
TOP VIEW
0.05 C
2X


0.05 C
2X
3.30
A
B
3.30
PIN#1 IDENT
TOP VIEW
0.05 C
2X


0.10 C
0.75±0.05
0.08 C
0.15±0.05
0.025±0.025
SEATING
PLANE
SIDE VIEW
C


3.20
SIDE VIEW


3.30±0.05
2.27±0.05
(0.79)
(0.50)4X
PIN #1 IDENT
1
4
0.50±0.05(4X)
(1.15)
(0.35)
3.30±0.05
R0.15
2.00±0.05
0.30±0.05(3X)
8
5
0.65
1.95
0.35±0.05(8X)
0.10 M C A B
0.05 M C
BOTTOM VIEW
(OPTION A)


OPTIONAL -
TIE BARS
MAY APPEAR
IN THESE
AREAS
OPTIONAL - DRAFT ANGLE
MAY APPEAR ON ALL 4
SIDES OF THE PACKAGE
1
4
11°
(0.40)
3.00
8
5
ALL DIMENSIONS AS PER OPTION A
UNLESS SPECIFIED
BOTTOM VIEW
(OPTION B)


(3.40)
2.37
8
5
0.45(4X)
2.15
(1.70)
(0.40)
(0.65)
KEEP OUT
AREA
0.70(4X)
0.65
1
4
0.42(8X)
1.95
RECOMMENDED LAND PATTERN

FAIRCHILD.





SIDE VIEW



ALL DIMENSIONS AS PER OPTION A
UNLESS SPECIFIED

BOTTOM VIEW
(OPTION C)

NOTES:

A. PACKAGE DOES NOT FULLY CONFORM TO JEDEC REGISTRATION MO-240.
B. DIMENSIONS ARE IN MILLIMETERS.
C. DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 2009.
D. LAND PATTERN RECOMMENDATION IS EXISTING INDUSTRY LAND PATTERN
E. DIMENSIONS DO NOT INCLUDE BURRS OR MOLD FLASH. BURRS OR MOLD FLASH SHALL NOT EXCEED 0.10MM.
F. DRAWING FILENAME: MKT-MLP08Wrev3.
G. OPTION A - SAWN MLP, OPTIONS B & C - PUNCH MLP.

FAIRCHILD.

TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

AccuPower™
AttitudeEngine™
Awinda®
AX-CAP®*
BitSiC™
Build it Now™
CorePLUS™
CorePOWER™
CROSSVOLT™
CTL™
Current Transfer Logic™
DEUXPEED®
Dual Cool™
EcoSPARK®
EfficientMax™
ESBC™
Fairchild®
Fairchild Semiconductor®
FACT Quiet Series™
FACT®
FastvCore™
FETBench™
FPS™
F-PFS™
FRFET®
Global Power Resource SM
GreenBridge™
Green FPS™
Green FPS™ e-Series™
G*max*™
GTO™
IntelliMAX™
ISOPLANAR™
Making Small Speakers Sound Louder and Better™
MegaBuck™
MICROCOUPLER™
MicroFET™
MicroPak™
MicroPak2™
MillerDrive™
MotionMax™
MotionGrid®
MTi®
MTx®
MVN®
mWSaver®
OptoHiT™
OPTOLOGIC®
OPTOPLANAR®
®
Power Supply WebDesigner™
PowerTrench®
PowerXS™
Programmable Active Droop™
QFET®
QS™
Quiet Series™
RapidConfigure™
™
Saving our world, 1mW/W/kW at a time™
SignalWise™
SmartMax™
SMART START™
Solutions for Your Success™
SPM®
STEALTH™
SuperFET®
SuperSOT™-3
SuperSOT™-6
SuperSOT™-8
SupreMOS®
SyncFET™
Sync-Lock™
SYSTEM GENERAL®*
TinyBoost®
TinyBuck®
TinyCalc™
TinyLogic®
TINYOPTO™
TinyPower™
TinyPWM™
TinyWire™
TranSiC™
TriFault Detect™
TRUECURRENT®*
µSerDes™
SerDes™
UHC®
Ultra FRFET™
UniFET™
VCX™
VisualMax™
VoltagePlus™
XS™
Xsens™
仙童®

* Trademarks of System General Corporation, used under license by Fairchild Semiconductor.

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. TO OBTAIN THE LATEST, MOST UP-TO-DATE DATASHEET AND PRODUCT INFORMATION, VISIT OUR WEBSITE AT HTTP://WWW.FAIRCHILDSEMI.COM. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

AUTHORIZED USE

Unless otherwise specified in this data sheet, this product is a standard commercial product and is not intended for use in applications that require extraordinary levels of quality and reliability. This product may not be used in the following applications, unless specifically approved in writing by a Fairchild officer: (1) automotive or other transportation, (2) military/aerospace, (3) any safety critical application – including life critical medical equipment – where the failure of the Fairchild product reasonably would be expected to result in personal injury, death or property damage. Customer's use of this product is subject to agreement of this Authorized Use policy. In the event of an unauthorized use of Fairchild's product, Fairchild accepts no liability in the event of product failure. In other respects, this product shall be subject to Fairchild's Worldwide Terms and Conditions of Sale, unless a separate agreement has been signed by both Parties.

ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.fairchildsemi.com, under Terms of Use

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufacturers of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed applications, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handling and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address any warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.

Rev. I77