# 0.6Ω, Low-Voltage, Single-Supply, Dual SPDT Analog Switch

#### **General Description**

The MAX4736 is a low on-resistance, low-voltage, dual single-pole/double throw (SPDT) analog switch that operates from a single 1.6V to 4.2V supply. This device has fast switching speeds ( $t_{ON}$  = 25ns,  $t_{OFF}$  = 20ns max), handles rail-to-rail analog signals, and consumes less than 4µW of quiescent power. The MAX4736 has breakbefore-make switching.

When powered from a 3V supply, the MAX4736 features low  $0.6\Omega$  on-resistance (R<sub>ON</sub>), with  $0.1\Omega$  R<sub>ON</sub> matching and  $0.05\Omega$  R<sub>ON</sub> flatness. The digital logic input is 1.8V CMOS compatible when using a single 3V supply.

The MAX4736 has one normally open (NO) switch and one normally closed (NC) switch, and is available in 12-pin TQFN-EP ( $3mm \times 3mm$ ), QFN-EP ( $3mm \times 3mm$ ), 10-pin  $\mu$ MAX and 10 pin  $\mu$ DFN ( $2mm \times 2mm$ ) packages.

#### **Applications**

- Power Routing
- Battery-Powered Systems
- Audio and Video Signal Routing
- Low-Voltage Data-Acquisition Systems
- Communications Circuits
- PCMCIA Cards
- Cellular Phones
- Modems
- Hard Drives

#### **Features**

- Low R<sub>ON</sub> 0.6Ω (3V Supply) 1.5Ω (1.8V Supply)
- 0.1Ω max R<sub>ON</sub> Flatness (3V Supply)
- Single-Supply Operation Down to 1.6V
- Available in TQFN, QFN, µDFN, and µMAX Packages
- 1.8V CMOS Logic Compatible (3V Supply)
- Fast Switching: t<sub>ON</sub> = 25ns, t<sub>OFF</sub> = 20ns

#### **Ordering Information**

PART	PIN-PACKAGE	PKG CODE
MAX4736EUB+	10 µMAX	U10+2
MAX4736ETC+	12 TQFN-EP*	T1233+1
MAX4736EGC+	12 QFN-EP*	G1233+1
MAX4736ELB+	10 µDFN	L1022+1

**Note:** All devices operate over the -40°C to +55°C operating temperature range.

\*EP = Exposed pad.

+Denotes lead(Pb)-free/RoHS-compliant package.

### Pin Configurations/Functional Diagrams/Truth Table





# 0.6Ω, Low-Voltage, Single-Supply, Dual SPDT Analog Switch

## **Absolute Maximum Ratings**

(Voltages referenced to GND.)	
V+, IN	0.3V to +4.6V
COM_, NO_, NC_ (Note 1)	0.3V to (V+ + 0.3V)
Continuous Current COM_, NO_, NC	±300mA
Continuous Current (all other pins)	±20mA
Peak Current COM_, NO_, NC_	
(pulsed at 1ms 10% duty cycle)	±500mA

Continuous Power Dissipation ( $T_A = +70^{\circ}C$ )	
10-Pin µDFN (derate 5.3mW/°C above +70	0°C)423.7mW
10-Pin µMAX (derate 5.6mW/°C above +70	0°C)444mW
12-Pin TQFN-EP (derate 14.7mW/°C above	+70°C) 1176mW
12-Pin QFN-EP (derate 11.9mW/°C above -	+70°C)952mW
Operating Temperature Range	40°C to +85°C
Maximum Junction Temperature	+150°C
Storage Temperature Range	65°C to +150°C
Lead Temperature (soldering, 10s)	+300°C

**Note 1:** Signals on COM\_, NO\_, or NC\_ exceeding V+ or GND are clamped by internal diodes. Limit forward current to maximum current rating.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## **Electrical Characteristics—Single 3V Supply**

(V+ = 2.7V to 4.2V, V<sub>IH</sub> = 1.4V, V<sub>IL</sub> = 0.5V, T<sub>A</sub> = T<sub>MIN</sub> to T<sub>MAX</sub>, unless otherwise specified. Typical values are at V+ = 3.0V, T<sub>A</sub> = +25°C.) (Notes 2, 3)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS	
ANALOG SWITCH								
Analog Signal Range	V <sub>COM</sub> _, V <sub>NO</sub> _, V <sub>NC</sub> _			0		V+	V	
On Pasistanaa (Nata 4)	Paul	V + = 2.7V,	+25°C		0.6	0.8	0	
On-Resistance (Note 4)	RON	$V_{NO}$ or $V_{NC}$ = 1.5V	${\rm T}_{\rm MIN}$ to ${\rm T}_{\rm MAX}$			1	12	
On-Resistance Match	atch V+ = 2	V + = 2.7V,	V+ = 2.7V, +25°C		0.1	0.2	0	
(Notes 4, 5)	ARON	$V_{NO}$ or $V_{NC}$ = 1.5V T	$T_{MIN}$ to $T_{MAX}$		0.3		32	
On-Resistance Flatness	R <sub>FLAT(ON)</sub>	V + = 2.7V,	+25°C		0.05	0.1	0	
(Note 6)		$V_{NO}$ or $V_{NC}$ = 1V, 1.5V, 2V	${\rm T}_{\rm MIN}$ to ${\rm T}_{\rm MAX}$		0.2		12	
NO_ or NC_ Off-Leakage	I <sub>NO</sub> (OFF),	V + = 3.6V,	+25°C	-1	±0.002	+1	<b>n</b> A	
Current (Note 10)	INC_(OFF)	(OFF) $V_{NO}$ or $V_{NC}$ = 3.3V, 0.3V	$T_{MIN}$ to $T_{MAX}$	-5		+5	ПА	
COM_ On-Leakage		V+ = 3.6V, V <sub>COM</sub> = 0.3V, 3.3V;	+25°C	-2	±0.002	+2	۳Å	
Current (Note 10)	COM_(ON)	$V_{NO}$ or $V_{NC}$ = 0.3V, 3.3V, or floating	$T_{MIN}$ to $T_{MAX}$	-10		+10		

# 0.6Ω, Low-Voltage, Single-Supply, Dual SPDT Analog Switch

#### **Electrical Characteristics—Single 3V Supply (continued)**

(V+ = 2.7V to 4.2V, V<sub>IH</sub> = 1.4V, V<sub>IL</sub> = 0.5V, T<sub>A</sub> = T<sub>MIN</sub> to T<sub>MAX</sub>, unless otherwise specified. Typical values are at V+ = 3.0V, T<sub>A</sub> = +25°C.) (Notes 2, 3)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS		
SWITCH DYNAMIC CHARACTERISTICS									
Turn-On Time	ton	$V_{NO_{-}}, V_{NC_{-}} = 1.5V;$ $R_{L} = 500, C_{L} = 35pE$	+25°C		20	25	ns		
	-011	Figure 1	$T_{MIN}$ to $T_{MAX}$			30			
Turn-Off Time	toff	$V_{NO_{-}}, V_{NC_{-}} = 1.5V;$	+25°C		15	20	ne		
		Figure 1	T <sub>MIN</sub> to T <sub>MAX</sub>			25	115		
Break-Before-Make	topy	V <sub>NO_</sub> , V <sub>NC_</sub> = 1.5V; B <sub>1</sub> = 500_C <sub>1</sub> = 35pF	+25°C		5		ns		
(Note 7)	'BBM	Figure 2	T <sub>MIN</sub> to T <sub>MAX</sub>	1					
Charge Injection	Q	V <sub>GEN</sub> = 0, R <sub>GEN</sub> = 0, C <sub>L</sub> = 1.0nF, Figure 3	+25°C		60		рС		
NO_ or NC_ Off- Capacitance	C <sub>OFF</sub>	f = 1MHz, Figure 4	+25°C		33		pF		
COM_ Off-Capacitance	C <sub>COM(OFF)</sub>	f = 1MHz, Figure 4	+25°C		60		pF		
COM_ On-Capacitance	C <sub>COM(ON)</sub>	f = 1MHz, Figure 4	+25°C		85		pF		
-3dB On-Channel Bandwidth	BW	Signal = 0, R <sub>IN</sub> = R <sub>OUT</sub> = 50Ω, C <sub>L</sub> = 5pF, Figure 5			130		MHz		
Off-Isolation (Note 8)	V <sub>ISO</sub>	f = 1MHz, $V_{COM}$ = 1 $V_{P-P}$ , R <sub>L</sub> = 50Ω, C <sub>L</sub> = 5pF, Figure 5	+25°C		-52		dB		
Crosstalk (Note 9)	V <sub>CT</sub>	f = 1MHz, $V_{COM}$ = 1 $V_{P-P}$ , R <sub>L</sub> = 50Ω, C <sub>L</sub> = 5pF, Figure 5	+25°C		-78		dB		
Total Harmonic Distortion	THD	f = 20Hz to 20kHz, $V_{COM}$ = 2V <sub>P-P</sub> , R <sub>L</sub> = 32Ω	+25°C		0.018		%		
LOGIC INPUT (A_, IN_)									
Input Logic High	VIH			1.4			V		
Input Logic Low	V <sub>IL</sub>					0.5	V		
Input Leakage Current	I <sub>IN</sub>	V <sub>IN</sub> _ = 0 or 3.6V		-1	+0.005	+1	μA		
POWER SUPPLY									
Power-Supply Range	V+			1.6		3.6	V		
Positive Supply Current	+	V+ = $3.6V$ , V <sub>IN</sub> = 0 or V+, all channels on or off			0.006	1	μA		

# 0.6Ω, Low-Voltage, Single-Supply, Dual SPDT Analog Switch

#### **Electrical Characteristics—Single 1.8V Supply**

(V+ = 1.8V,  $V_{IH}$  = 1.0V,  $V_{IL}$  = 0.4V,  $T_A$  =  $T_{MIN}$  to  $T_{MAX}$ , unless otherwise specified. Typical values are at  $T_A$  = +25°C.) (Notes 2, 3)

PARAMETER	SYMBOL	CONDITIONS	T <sub>A</sub>	MIN	TYP	MAX	UNITS	
ANALOG SWITCH								
Analog Signal Range	V <sub>COM_</sub> , V <sub>NO_</sub> , V <sub>NC_</sub>			0		V+	V	
On-Resistance	Ron	I <sub>COM</sub> _ = 100mA;	+25°C		1.5	2	Ω	
	· ·ON	V <sub>NO</sub> or V <sub>NC</sub> = 1V	T <sub>MIN</sub> to T <sub>MAX</sub>			3		
SWITCH DYNAMIC CHARA	CTERISTICS							
Turn-On Time	ton	$V_{NO}$ , or $V_{NC}$ = 1V; B <sub>1</sub> = 500, C <sub>1</sub> = 35pF	+25°C		25	30	ns	
	SON	Figure 1	$T_{MIN}$ to $T_{MAX}$			35		
	tOFF	$V_{NO}$ , or $V_{NC}$ = 1V; R <sub>L</sub> = 50 $\Omega$ , C <sub>L</sub> = 35pF, Figure 1	+25°C		18	25	ns	
			${\rm T}_{\rm MIN}$ to ${\rm T}_{\rm MAX}$			28		
Break-Before-Make	t <sub>BBM</sub> F	$V_{NO}$ , or $V_{NC}$ = 1V;	+25°C		7		20	
(Note 7)		$R_L = 50\Omega$ , $C_L = 35pF$ , Figure 2	T <sub>MIN</sub> to T <sub>MAX</sub>	1			ns	
Charge Injection	Q	$V_{GEN}$ = 0, $R_{GEN}$ = 0, $C_L$ = 1nF, Figure 3	+25°C		35		pC	
Off-Isolation (Note 8)	V <sub>ISO</sub>	$f = 1MHz, V_{NO} = V_{NC}$ $= 1V_{P-P}, R_L = 50\Omega,$ $C_L = 5pF, Figure 5$	+25°C		-52		dB	
Crosstalk (Note 9)	V <sub>CT</sub>	$    f = 1 MHz, V_{COM} = 1 V_{P-P} , \\ R_L = 50 \Omega, C_L = 5 pF, Figure 5 $	+25°C		-78		dB	
LOGIC INPUT (IN_)								
Input Logic High	VIH			1			V	
Input Logic Low	V <sub>IL</sub>					0.4	V	
Input Leakage Current	I <sub>IN</sub>	V <sub>IN</sub> _ = 0 or 3.6V				1	μA	

**Note 2:** The algebraic convention, where the most negative value is a minimum and the most positive value is a maximum, is used in this data sheet.

Note 3: -40°C specifications are guaranteed by design.

Note 4:  $R_{ON}$  and  $\Delta R_{ON}$  matching specifications for TQFN/QFN packaged parts are guaranteed by design.

Note 5:  $\Delta R_{ON} = R_{ON(MAX)} - R_{ON(MIN)}$ .

Note 6: Flatness is defined as the difference between the maximum and the minimum value of on-resistance as measured over the specified analog signal ranges.

Note 7: Guaranteed by design.

**Note 8:** Off-Isolation =  $20\log_{10}(V_{COM}/V_{NO})$ ,  $V_{COM}$  = output,  $V_{NO}$  = input to OFF switch.

Note 9: Between two switches.

Note 10: Leakage parameters are 100% tested at hot temperature and guaranteed by correlation at room.

Note 11: Devices are guaranteed to 1 million cycles of operation. (Cycle = switch on  $\rightarrow$  switch off  $\rightarrow$  switch on)

**Note 12:** The minimum load resistance is  $8\Omega$ .

# 0.6Ω, Low-Voltage, Single-Supply, Dual SPDT Analog Switch

## **Typical Operating Characteristics**

(T<sub>A</sub> = +25°C, unless otherwise noted.)



# 0.6Ω, Low-Voltage, Single-Supply, Dual SPDT Analog Switch

## **Typical Operating Characteristics (continued)**

 $(T_A = +25^{\circ}C, unless otherwise noted.)$ 





## **Pin Description**

P	IN	NAME	FUNCTION		
μMAX/μDFN	TQFN/QFN		FUNCTION		
1	12	IN1	Digital Control Input Switch 1		
2	1	NO1	Analog Switch 1—Normally Open Terminal		
3	2	GND	Ground		
4	3	NO2	Analog Switch 2—Normally Open Terminal		
5	4	IN2	Digital Control Input Switch 2		
6	5	COM2	Analog Switch 2—Common Terminal		
7	7	NC2	Analog Switch 2—Normally Closed Terminal		
8	8	V+	Positive-Supply Voltage Input		
9	9	NC1	Analog Switch 1—Normally Closed Terminal		
10	11	COM1	Analog Switch 1—Common Terminal		
_	6,10	N.C.	No Connection		
_	EP	EP	Exposed Pad. Connect to ground.		

## 0.6Ω, Low-Voltage, Single-Supply, Dual SPDT Analog Switch

#### **Detailed Description**

The MAX4736 is a low  $0.8\Omega$  max (at V+ = 2.7V) onresistance, low-voltage, dual SPDT analog switch that operates from a 1.6V to 4.2V single supply. CMOS switch construction allows switching analog signals that range from GND to V+.

When powered from a 2.7V supply, the  $0.8\Omega$  max R<sub>ON</sub> allows high continuous currents to be switched in a variety of applications.

#### **Applications Information**

Proper power-supply sequencing is recommended for all CMOS devices. Do not exceed the absolute maximum ratings; stresses beyond the listed ratings can cause permanent damage to the devices. Always sequence V+ on first, followed by NO\_, NC\_, or COM\_.

Although it is not required, power-supply bypassing improves noise margin and prevents switching noise propagation from the V+ supply to other components. A  $0.1\mu$ F capacitor, connected from V+ to GND, is adequate for most applications.

#### Logic Inputs

The MAX4736 logic inputs can be driven up to 3.6V, regardless of the supply voltage. For example, with a 1.8V supply, IN\_ can be driven low to GND and high to 3.6V. Driving IN\_ rail-to-rail minimizes power consumption.

#### **Analog Signal Levels**

Analog signals that range over the entire supply voltage (V+ to GND) can be passed with very little change in onresistance (see *Typical Operating Characteristics*). The switches are bidirectional, so the NO\_, NC\_, and COM\_ pins can be used as either inputs or outputs.

#### Layout

High-speed switches require proper layout and design procedures for optimum performance. Reduce stray inductance and capacitance by keeping traces short and wide. Ensure that bypass capacitors are as close to the device as possible. Use large ground planes where possible.



#### Figure 1. Switching Time

### **Test Circuits/Timing Diagrams**

# 0.6Ω, Low-Voltage, Single-Supply, Dual SPDT Analog Switch

## **Test Circuits/Timing Diagrams (continued)**



Figure 2. Break-Before-Make Interval



Figure 3. Charge Injection



Figure 4. Channel Off/On-Capacitance

## **Chip Information**

TRANSISTOR COUNT: 379 PROCESS: CMOS

# 0.6Ω, Low-Voltage, Single-Supply, Dual SPDT Analog Switch



Figure 5. On-Loss, Off-Isolation, and Crosstalk

#### **Package Information**

For the latest package outline information and land patterns (footprints), go to <u>www.maximintegrated.com/packages</u>. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE TYPE	PACKAGE CODE	OUTLINE NO.	LAND PATTERN NO.
10 µMAX	U10+2	<u>21-0061</u>	<u>90-0330</u>
12 TQFN	T1233+1	<u>21-0136</u>	<u>90-0066</u>
12 QFN	G1233+1	<u>21-0102</u>	<u>90-0215</u>
10 µDFN	L1022+1	<u>21-0164</u>	<u>90-0006</u>

# 0.6Ω, Low-Voltage, Single-Supply, Dual SPDT Analog Switch

## **Revision History**

REVISION	REVISION	DESCRIPTION	PAGES
NUMBER	DATE		CHANGED
3	1/14	Added QFN package	1, 2, 4, 6, 10

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim Integrated's website at www.maximintegrated.com.

Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.