

# Dual 12-Bit, High Bandwidth, Multiplying DAC with 4-Quadrant Resistors and Parallel Interface

Data Sheet AD5405

### **FEATURES**

10 MHz multiplying bandwidth
On-chip 4-quadrant resistors allow flexible output ranges
INL of ±1 LSB
40-lead LFCSP package
2.5 V to 5.5 V supply operation
±10 V reference input

Extended temperature range:  $-40^{\circ}$ C to  $+125^{\circ}$ C

4-quadrant multiplication

21.3 MSPS update rate

**Power-on reset** 

0.5 μA typical current consumption

**Guaranteed monotonic** 

Readback function

### **APPLICATIONS**

Portable battery-powered applications
Waveform generators
Analog processing
Instrumentation applications
Programmable amplifiers and attenuators
Digitally controlled calibration
Programmable filters and oscillators
Composite video
Ultrasound
Gain, offset, and voltage trimming

#### **GENERAL DESCRIPTION**

The AD5405¹ is a CMOS, 12-bit, dual-channel, current output digital-to-analog converter (DAC). This device operates from a 2.5 V to 5.5 V power supply, making it suited to battery-powered and other applications.


As a result of manufacturing with a CMOS submicron process the device offers excellent 4-quadrant multiplication characteristics, with large signal multiplying bandwidths of up to 10 MHz.

The applied external reference input voltage ( $V_{\text{REF}}$ ) determines the full-scale output current. An integrated feedback resistor ( $R_{\text{FB}}$ ) provides temperature tracking and full-scale voltage output when combined with an external I to V precision amplifier. This device also contains the 4-quadrant resistors necessary for bipolar operation and other configuration modes.

This DAC uses data readback, allowing the user to read the contents of the DAC register via the DB pins. On power-up, the internal register and latches fill with 0s, and the DAC outputs are at zero scale.

The AD5405 has a 6 mm × 6 mm, 40-lead LFCSP package.

### **FUNCTIONAL BLOCK DIAGRAM**



<sup>&</sup>lt;sup>1</sup> U.S. Patent Number 5,689,257.

| TABLE OF CONTENTS   |  |
|---|--|
| Features  | Circuit Operation  |
| Applications1   | Single-Supply Applications15                                 |
| General Description1  | Adding Gain15  |
| Functional Block Diagram 1                                  | Divider or Programmable Gain Element                         |
| Revision History  | Reference Selection  |
| Specifications  | Amplifier Selection16  |
| Timing Characteristics5                                     | Parallel Interface18   |
| Absolute Maximum Ratings 6                                  | Microprocessor Interfacing18                                 |
| ESD Caution6  | PCB Layout and Power Supply Decoupling                       |
| Pin Configuration and Function Descriptions7                | Overview of the AD5424 to AD5547 Devices22                   |
| Typical Performance Characteristics                         | Outline Dimensions   |
| Terminology   | Ordering Guide23   |
| General Description14                                       | •  |
| DAC Section   |  |
| REVISION HISTORY  |  |
| 1/16—Rev. B to Rev. C                                       | 7/05—Rev. 0 to Rev. A  |
| Deleted Positive Output Voltage Section and Figure 35       | Changed Pin DAC A/B to DAC A/BUniversal                      |
| Changes to Adding Gain Section                              | Changes to Features List1                                    |
| Changes to ADSP-21xx Processors to AD5405 Interface Section | Changes to Specifications3                                   |
| Title, ADSP-BF504 to ADSP-BF592 Device Family to AD5405     | Changes to Timing Characteristics5                           |
| Interface Section Title, and Figure 39 Caption              | Change to Absolute Maximum Ratings6                          |
| Deleted Evaluation Board for the DACs Section and Power     | Change to Figure 7 and Figure 88                             |
| Supplies for the Evaluation Board Section                   | Change to Figure 129   |
| Changes to Table 10   | Change to Figure 26 Through Figure 2811                      |
| Updated Outline Dimensions                                  | Changes to General Description Section                       |
| Changes to Ordering Guide                                   | Change to Figure 3114  |
|   | Changes to Table 5 Through Table 10 14                       |
| 12/09—Rev. A to Rev. B                                      | Changes to Figure 34 and Figure 3515                         |
| Changes to Figure 1   | Changes to Figure 36 and Figure 37 16                        |
| Changes to Table 2 and Figure 25                            | Changes to Microprocessor Interfacing Section                |
| Changes to Table 4 and Figure 4                             | Added Figure 38 Through Figure 40                            |
| Updated Outline Dimensions                                  | Change to Power Supplies for the Evaluation Board Section 19 |
| Changes to Ordering Guide                                   | Updated Outline Dimensions                                   |

7/04—Revision 0: Initial Version

# **SPECIFICATIONS**

 $V_{DD}$  = 2.5 V to 5.5 V,  $V_{REF}$  = 10 V,  $I_{OUT}$ 2 = 0 V. Temperature range for Y version:  $-40^{\circ}$ C to  $+125^{\circ}$ C. All specifications  $T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted. DC performance is measured with OP177, and ac performance is measured with AD8038, unless otherwise noted.

Table 1.1

| Min            | Тур  | Max   | Unit  | Test Conditions/Comments  |
|----------------|--|---|---|---|
|                |  |   |   |   |
|                |  | 12  | Bits  |   |
|                |  | ±1  | LSB   |   |
|                |  | -1/+2   | LSB   | Guaranteed monotonic  |
|                |  | ±25   | mV  |   |
|                | ±5   |   | ppm FSR/°C  |   |
|                |  | ±25   | mV  |   |
|                |  | ±1  | nA  | Data = 0x0000, T <sub>A</sub> = 25°C, I <sub>OUT</sub> 1  |
|                |  | ±15   | nA  | Data = $0x0000$ , $T_A = -40$ °C to $+125$ °C, $I_{OUT}1$   |
|                |  |   |   |   |
|                | ±10  |   | V   |   |
| 8              | 10   | 13  | kΩ  | Input resistance TC = -50 ppm/°C  |
|                | 1.6  | 2.5   | %   | Typ = 25°C, max = 125°C   |
| 17             | 20   | 25  | kΩ  | Input resistance TC = $-50$ ppm/°C  |
| 17             | 20   | 25  | kΩ  | Input resistance TC = −50 ppm/°C  |
|                | 0.06   | 0.18  | %   | Typ = $25^{\circ}$ C, max = $125^{\circ}$ C   |
|                |  |   |   |   |
|                | 3.5  |   | рF  |   |
|                | 3.5  |   | pF  |   |
|                |  |   |   |   |
| 1.7            |  |   | V   | $V_{DD} = 3.6 \text{ V to } 5.5 \text{ V}$  |
| 1.7            |  |   | V   | $V_{DD} = 2.5 \text{ V to } 3.6 \text{ V}$  |
|                |  | 8.0   | V   | $V_{DD} = 2.7 \text{ V to } 5.5 \text{ V}$  |
|                |  | 0.7   | V   | $V_{DD} = 2.5 \text{ V to } 2.7 \text{ V}$  |
| $V_{DD}-1$     |  |   | V   | $V_{DD} = 4.5 \text{ V to } 5.5 \text{ V}, I_{SOURCE} = 200 \mu\text{A}$  |
| $V_{DD} - 0.5$ |  |   | V   | $V_{DD} = 2.5 \text{ V to } 3.6 \text{ V, } I_{SOURCE} = 200  \mu\text{A}$  |
|                |  | 0.4   | V   | $V_{DD} = 4.5 \text{ V to } 5.5 \text{ V}, I_{SINK} = 200 \mu\text{A}$  |
|                |  | 0.4   | V   | $V_{DD} = 2.5 \text{ V to } 3.6 \text{ V}, I_{SINK} = 200 \mu\text{A}$  |
|                |  | 1   | μΑ  |   |
|                | 4  | 10  | pF  |   |
|                |  |   |   |   |
|                | 10   |   | MHz   | $V_{REF} = \pm 3.5 \text{ V p-p, DAC loaded all 1s}$  |
|                |  |   |   | $R_{LOAD} = 100 \Omega$ , $C_{LOAD} = 15 pF$ , $V_{REF} = 10 V$   |
|                |  |   |   | DAC latch alternately loaded with 0s and 1s   |
|                | 80   | 120   | ns  |   |
|                | 35   | 70  | ns  |   |
|                | 30   | 60  | ns  |   |
|                | 20   | 40  | ns  | Interface time delay  |
|                |  | 30  | ns  | Rise and fall times   |
|                | 3  |   | nV-sec  | 1 LSB change around major carry, V <sub>REF</sub> = 0 V   |
|                |  |   |   | DAC latch loaded with all 0s, $V_{REF} = \pm 3.5 \text{ V}$   |
|                |  | 70  | dB  | 1 MHz   |
|                |  | 48  | dB  | 10 MHz  |
|                |  |   |   |   |
|                | 12   | 17  | pF  | DAC latches loaded with all 0s  |
|                | 8<br>17<br>17<br>1.7<br>1.7<br>V <sub>DD</sub> – 1 | ±5   #10  #10  #10  #17  #20  #17  #20  #17  #17  #17  #17  #17  #17  #17  #1 | 12<br>±1<br>-1/+2<br>±25<br>±5<br>±10<br>8 10 13<br>1.6 2.5<br>17 20 25<br>17 20 25<br>17 20 25<br>0.06 0.18<br>3.5<br>3.5<br>3.5<br>3.5<br>1.7<br>1.7<br>1.7  0.8  0.7<br>V <sub>DD</sub> - 1<br>V <sub>DD</sub> - 0.5  0.4  0.4  1  4 10  10  80 120  35 70  30 60  20 40  15 30  3  70 | 12 Bits LSB   -1/+2 LSB   +25 mV   ppm FSR/°C   +25 mV   +1 nA   +15 nA     8 10 13 kΩ   1.6 2.5 %    17 20 25 kΩ   17 20 25 kΩ   0.06 0.18 %    3.5 pF   3.5 pF    1.7  V   1.7  V   0.8 V   0.7 V   VDD - 1 V   VDD - 0.5 V   0.4 V   0.4 V   0.4 V   0.4 V   1 μA   4 10 pF     10 MHz    80 120 ns   35 70 ns   30 60 ns   20 40 ns   15 30 ns   3 nV-sec   70 dB |

| Parameter                                    | Min | Тур | Max   | Unit   | Test Conditions/Comments  |
|--|-----|-----|-------|--------|---|
| Digital Feedthrough                          |     | 1   |       | nV-sec | Feedthrough to DAC output with CS high and  |
|  |     |     |       |        | alternate loading of all 0s and all 1s  |
| Output Noise Spectral Density                |     | 25  |       | nV/√Hz | At 1 kHz  |
| Analog THD                                   |     | 81  |       | dB     | $V_{REF} = 3.5 \text{ V p-p, all 1s loaded, } f = 1 \text{ kHz}$                      |
| Digital THD                                  |     |     |       |        | $Clock = 10 MHz, V_{REF} = 3.5 V$   |
| 100 kHz f <sub>out</sub>                     |     | 61  |       | dB     |   |
| 50 kHz f <sub>оит</sub>                      |     | 66  |       | dB     |   |
| SFDR Performance (Wideband)                  |     |     |       |        | $V_{REF} = 3.5 V$   |
| Clock = 10 MHz                               |     |     |       |        |   |
| 500 kHz f <sub>out</sub>                     |     | 55  |       | dB     |   |
| 100 kHz f <sub>оит</sub>                     |     | 63  |       | dB     |   |
| 50 kHz f <sub>out</sub>                      |     | 65  |       | dB     |   |
| Clock = 25 MHz                               |     |     |       |        |   |
| 500 kHz f <sub>оит</sub>                     |     | 50  |       | dB     |   |
| 100 kHz f <sub>оит</sub>                     |     | 60  |       | dB     |   |
| 50 kHz f <sub>ουτ</sub>                      |     | 62  |       | dB     |   |
| SFDR Performance (Narrow Band)               |     |     |       |        | $V_{REF} = 3.5 V$   |
| Clock = 10 MHz                               |     |     |       |        |   |
| 500 kHz f <sub>оит</sub>                     |     | 73  |       | dB     |   |
| 100 kHz f <sub>оит</sub>                     |     | 80  |       | dB     |   |
| 50 kHz f <sub>ουτ</sub>                      |     | 87  |       | dB     |   |
| Clock = 25 MHz                               |     |     |       |        |   |
| 500 kHz f <sub>оит</sub>                     |     | 70  |       | dB     |   |
| 100 kHz f <sub>оит</sub>                     |     | 75  |       | dB     |   |
| 50 kHz f <sub>out</sub>                      |     | 80  |       | dB     |   |
| Intermodulation Distortion                   |     |     |       |        | $V_{REF} = 3.5 V$   |
| $f_1 = 40 \text{ kHz}, f_2 = 50 \text{ kHz}$ |     | 72  |       | dB     | Clock = 10 MHz  |
| $f_1 = 40 \text{ kHz}, f_2 = 50 \text{ kHz}$ |     | 65  |       | dB     | Clock = 25 MHz  |
| POWER REQUIREMENTS                           |     |     |       |        |   |
| Power Supply Range                           | 2.5 |     | 5.5   | V      |   |
| I <sub>DD</sub>                              |     |     | 0.7   | μΑ     | $T_A = 25$ °C, logic inputs = 0 V or $V_{DD}$   |
|  |     | 0.5 | 10    | μA     | $T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$ , logic inputs = 0 V or $V_{DD}$ |
| Power Supply Sensitivity                     |     |     | 0.001 | %/%    | $\Delta V_{DD} = \pm 5\%$   |

<sup>&</sup>lt;sup>1</sup> Guaranteed by design and characterization, not subject to production test.

### **TIMING CHARACTERISTICS**

All input signals are specified with tr = tf = 1 ns (10% to 90% of  $V_{\rm DD}$ ) and timed from a voltage level of  $(V_{\rm IL} + V_{\rm IH})/2$ .  $V_{\rm DD} = 2.5~V$  to 5.5 V,  $V_{\rm REF} = 10~V$ ,  $I_{\rm OUT}2 = 0~V$ , temperature range for Y version: -40°C to +125°C. All specifications  $T_{\rm MIN}$  to  $T_{\rm MAX}$ , unless otherwise noted.

Table 2.1

| Parameter              | Limit at T <sub>MIN</sub> , T <sub>MAX</sub> | Unit   | Test Conditions/Comments  |  |  |
|------------------------|--|--------|---|--|--|
| Write Mode             |  |        |   |  |  |
| $t_1$                  | 0  | ns min | $R/\overline{W}$ to $\overline{CS}$ setup time  |  |  |
| $t_2$                  | 0  | ns min | $R/\overline{W}$ to $\overline{CS}$ hold time   |  |  |
| t <sub>3</sub>         | 10   | ns min | CS low time   |  |  |
| $t_4$                  | 10   | ns min | Address setup time  |  |  |
| <b>t</b> <sub>5</sub>  | 0  | ns min | Address hold time   |  |  |
| <b>t</b> <sub>6</sub>  | 6  | ns min | Data setup time   |  |  |
| <b>t</b> <sub>7</sub>  | 0  | ns min | Data hold time  |  |  |
| t <sub>8</sub>         | 5  | ns min | $R/\overline{W}$ high to $\overline{CS}$ low  |  |  |
| t <sub>9</sub>         | 7  | ns min | CS min high time  |  |  |
| t <sub>14</sub>        | 10   | ns typ | CS rising to LDAC falling time  |  |  |
| t <sub>15</sub>        | 12   | ns typ | LDAC pulse width  |  |  |
| t <sub>16</sub>        | 10   | ns typ | CS rising to LDAC rising time   |  |  |
| t <sub>17</sub>        | 10   | ns typ | LDAC falling to CS rising time  |  |  |
| Data Readback Mode     |  |        |   |  |  |
| t <sub>10</sub>        | 0  | ns typ | Address setup time  |  |  |
| t <sub>11</sub>        | 0  | ns typ | Address hold time   |  |  |
| t <sub>12</sub>        | 5  | ns typ | Data access time  |  |  |
|                        | 35   | ns max |   |  |  |
| <b>t</b> <sub>13</sub> | 5  | ns typ | Bus relinquish time   |  |  |
|                        | 10   | ns max |   |  |  |
| Update Rate            | 21.3   | MSPS   | Consists of $\overline{\text{CS}}$ min high time, $\overline{\text{CS}}$ low time, and output voltage settling time |  |  |

 $<sup>^{\</sup>rm 1}$  Guaranteed by design and characterization, not subject to production test.




Figure 2. Timing Diagram




Figure 3. Load Circuit for Data Timing Specifications

### **ABSOLUTE MAXIMUM RATINGS**

Transient currents of up to 100 mA do not cause SCR latch-up.  $T_A = 25$  °C, unless otherwise noted.

Table 3.

| Parameter   | Rating                                     |
|---|--|
| V <sub>DD</sub> to GND  | −0.3 V to +7 V                             |
| V <sub>REF</sub> A, V <sub>REF</sub> B, R <sub>FB</sub> A, R <sub>FB</sub> B to GND | -12 V to +12 V                             |
| Ιουτ1, Ιουτ2 to GND   | −0.3 V to +7 V                             |
| Logic Inputs and Output <sup>1</sup>  | $-0.3 \text{ V to V}_{DD} + 0.3 \text{ V}$ |
| Operating Temperature Range   |  |
| Automotive (Y Version)  | −40°C to +125°C                            |
| Storage Temperature Range   | −65°C to +150°C                            |
| Junction Temperature  | 150°C                                      |
| 40-lead LFCSP, $\theta_{JA}$ Thermal Impedance                                      | 30°C/W                                     |
| Lead Temperature, Soldering (10 sec)  | 300°C                                      |
| Infrared (IR) Reflow, Peak Temperature (<20 sec)                                    | 235°C                                      |

 $<sup>^1</sup>$  Overvoltages at DBx,  $\overline{\text{LDAC}}$ ,  $\overline{\text{CS}}$ , and R/ $\overline{\text{W}}$  are clamped by internal diodes.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

### **ESD CAUTION**



**ESD** (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

### PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 4. Pin Configuration

**Table 4. Pin Function Descriptions** 

| Pin No.     | Mnemonic                               | Description   |
|-------------|--|---|
| 1 to 4      | R1A, R2B,                              | DAC A 4-Quadrant Resistors. Allow a number of configuration modes, including bipolar operation with   |
|             | R2_3B, R3A                             | minimum of external components.   |
| 5, 26       | V <sub>REF</sub> A, V <sub>REF</sub> B | DAC Reference Voltage Input Terminals.  |
| 6           | DGND                                   | Digital Ground Pin.   |
| 7           | LDAC                                   | Load DAC Input. Allows asynchronous or synchronous updates to the DAC output. The DAC is asynchronously updated when this signal goes low. Alternatively, if this line is held permanently low, an automatic or synchronous update mode is selected whereby the DAC is updated on the rising edge of CS |
| 8           | DAC A/B                                | Selects DAC A or B. Low selects DAC A, and high selects DAC B.  |
| 9, 34 to 37 | NIC                                    | Not internally connected.   |
| 10 to 21    | DB11 to DB0                            | Parallel Data Bits 11 through 0.  |
| 22          | <u>cs</u>                              | Chip Select Input. Active low. Used in conjunction with R/W to load parallel data to the input latch or to read data from the DAC register. Edge sensitive; when pulled high, the DAC data is latched.  |
| 23          | R/W                                    | Read/Write. When low, used in conjunction with $\overline{CS}$ to load parallel data. When high, used in conjunction with $\overline{CS}$ to read back contents of DAC register.  |
| 24          | CLR                                    | Active Low Control Input. Clears DAC output and input and DAC registers.  |
| 25          | $V_{DD}$                               | Positive Power Supply Input. These devices can be operated from a supply of 2.5 V to 5.5 V.   |
| 27 to 30    | R3B, R2_3B,<br>R2B, R1B                | DAC B 4-Quadrant Resistors. Allow a number of configuration modes, including bipolar operation with a minimum of external components.   |
| 31, 40      | R <sub>FB</sub> B, R <sub>FB</sub> A   | External Amplifier Output.  |
| 32          | Іоит2В                                 | DAC A Analog Ground. This pin typically ties to the analog ground of the system, but can be biased to achieve single-supply operation.  |
| 33          | I <sub>OUT</sub> 1B                    | DAC B Current Outputs.  |
| 38          | Іоит1А                                 | DAC A Current Outputs.  |
| 39          | I <sub>OUT</sub> 2A                    | DAC A Analog Ground. This pin typically ties to the analog ground of the system, but can be biased to achieve single-supply operation.  |
|             | EPAD                                   | Exposed pad must be connected to ground.  |

### TYPICAL PERFORMANCE CHARACTERISTICS




Figure 5. Integral Nonlinearity (INL) vs. Code (12-Bit DAC)




Figure 6. DNL vs. Code (12-Bit DAC)




Figure 7. INL vs. Reference Voltage




Figure 8. Differential Nonlinearity (DNL) vs. Reference Voltage




Figure 9. Gain Error vs. Temperature




Figure 10. Supply Current vs. Logic Input Voltage




Figure 11.  $I_{OUT}$ 1 Leakage Current vs. Temperature




Figure 12. Supply Current vs. Temperature




Figure 13. Supply Current vs. Update Rate




Figure 14. Reference Multiplying Bandwidth vs. Frequency and Code




Figure 15. Reference Multiplying Bandwidth—All 1s Loaded




Figure 16. Reference Multiplying Bandwidth vs. Frequency and Compensation Capacitor




Figure 17. Midscale Transition,  $V_{REF} = 0 V$ 




Figure 18. Midscale Transition,  $V_{REF} = 3.5 V$ 




Figure 19. Power Supply Rejection Ratio vs. Frequency




Figure 20. THD and Noise vs. Frequency

04463-041

04463-027




Figure 21. Wideband SFDR vs. fout Frequency




Figure 22. Wideband SFDR vs. fout Frequency




Figure 23. Wideband SFDR,  $f_{OUT} = 100 \text{ kHz}$ , Clock = 25 MHz




Figure 24. Wideband SFDR,  $f_{OUT} = 500 \text{ kHz}$ , Clock = 10 MHz




Figure 25. Wideband SFDR,  $f_{OUT} = 50 \text{ kHz}$ , Clock = 10 MHz




Figure 26. Narrow-Band Spectral Response,  $f_{OUT} = 500 \text{ kHz}$ , Clock = 25 MHz




Figure 27. Narrow-Band SFDR,  $f_{OUT} = 100 \text{ kHz}$ , Clock = 25 MHz




Figure 28. Narrow-Band IMD,  $f_{OUT} = 90 \text{ kHz}$ , 100 kHz, Clock = 10 MHz




Figure 29. Wideband IMD,  $f_{OUT} = 90 \text{ kHz}$ , 100 kHz, Clock = 25 MHz




Figure 30. Output Noise Spectral Density

### **TERMINOLOGY**

### Relative Accuracy (Endpoint Nonlinearity)

A measure of the maximum deviation from a straight line passing through the endpoints of the DAC transfer function. It is measured after adjusting for zero and full scale and is normally expressed in LSBs or as a percentage of the full-scale reading.

### **Differential Nonlinearity**

The difference in the measured change and the ideal 1 LSB change between two adjacent codes. A specified differential nonlinearity of -1 LSB maximum over the operating temperature range ensures monotonicity.

#### **Gain Error (Full-Scale Error)**

A measure of the output error between an ideal DAC and the actual device output. For this DAC, ideal maximum output is  $V_{\text{REF}}-1$  LSB. The gain error of the DAC is adjustable to zero with an external resistance.

### **Output Leakage Current**

The current that flows into the DAC ladder switches when they are turned off. For the  $I_{\text{OUT}}1$  terminal, it can be measured by loading all 0s to the DAC and measuring the  $I_{\text{OUT}}1$  current. Minimum current flows into the  $I_{\text{OUT}}2$  line when the DAC is loaded with all 1s.

### **Output Capacitance**

Capacitance from I<sub>OUT</sub>1 or I<sub>OUT</sub>2 to AGND.

### **Output Current Settling Time**

The amount of time for the output to settle to a specified level for a full-scale input change. For this device, it is specified with a 100  $\Omega$  resistor to ground.

### Digital-to-Analog Glitch Impulse

The amount of charge injected from the digital inputs to the analog output when the inputs change state. This is typically specified as the area of the glitch in either pA-sec or nV-sec, depending on whether the glitch is measured as a current or voltage signal.

### Digital Feedthrough

When the device is not selected, high frequency logic activity on the device's digital inputs is capacitively coupled through the device and produces noise on the I<sub>OUT</sub> pins and, subsequently, on the following circuitry. This noise is digital feedthrough.

### **Multiplying Feedthrough Error**

The error due to capacitive feedthrough from the DAC reference input to the DAC  $I_{\text{OUT}}1$  terminal when all 0s are loaded to the DAC.

### **Digital Crosstalk**

The glitch impulse transferred to the outputs of a DAC in response to a full-scale code change (all 0s to all 1s, or vice versa) in the input register of another DAC. It is expressed in nV-sec.

### **Analog Crosstalk**

The glitch impulse transferred to the output of one DAC due to a change in the output of another DAC. It is measured by loading one of the input registers with a full-scale code change (all 0s to all 1s, or vice versa) while keeping LDAC high and then pulsing LDAC low and monitoring the output of the DAC whose digital code has not changed. The area of the glitch is expressed in nV-sec.

#### **Channel to Channel Isolation**

The portion of input signal from a DAC reference input that appears at the output of the other DAC. It is expressed in decibels.

### **Total Harmonic Distortion (THD)**

The DAC is driven by an ac reference. The ratio of the rms sum of the harmonics of the DAC output to the fundamental value is the THD. Usually only the lower-order harmonics are included, such as the second to the fifth harmonics.

$$THD = 20 \log \frac{\sqrt{{V_2}^2 + {V_3}^2 + {V_4}^2 + {V_5}^2}}{V_1}$$

### Intermodulation Distortion (IMD)

The DAC is driven by two combined sine wave references of frequencies fa and fb. Distortion products are produced at sum and difference frequencies of mfa  $\pm$  nfb, where m, n = 0, 1, 2, 3 ... Intermodulation terms are those for which m or n is not equal to 0. The second-order terms include (fa + fb) and (fa – fb), and the third-order terms are (2fa + fb), (2fa – fb), (f + 2fa + 2fb), and (fa – 2fb). IMD is defined as

$$IMD = 20 \log \frac{(rms \ sum \ of \ the \ sum \ and \ diff \ distortion \ products)}{rms \ amplitude \ of \ the \ fundamental}$$

### **Compliance Voltage Range**

The maximum range of (output) terminal voltage for which the device provides the specified characteristics.

# GENERAL DESCRIPTION

### **DAC SECTION**

The AD5405 is a 12-bit, dual-channel, current-output DAC consisting of a standard inverting R-2R ladder configuration. Figure 31 shows a simplified diagram for a single channel of the AD5405. The feedback resistor  $R_{FB}A$  has a value of 2R. The value of R is typically  $10~k\Omega$  (with a minimum of  $8~k\Omega$  and a maximum of  $13~k\Omega$ ). If  $I_{OUT}1A$  and  $I_{OUT}2A$  are kept at the same potential, a constant current flows into each ladder leg, regardless of digital input code. Therefore, the input resistance presented at  $V_{REF}A$  is always constant.




Figure 31. Simplified Ladder Configuration

Access is provided to the V<sub>REF</sub>, R<sub>FB</sub>, I<sub>OUT</sub>1, and I<sub>OUT</sub>2 terminals of the DAC, making the device extremely versatile and allowing it to be configured for several operating modes, such as unipolar output, bipolar output, or single-supply mode.

### **CIRCUIT OPERATION**

### **Unipolar Mode**

Using a single operational amplifier, this DAC can easily be configured to provide 2-quadrant multiplying operation or a unipolar output voltage swing, as shown in Figure 32.




Figure 32. Unipolar Operation

2. C1 PHASE COMPENSATION (1pf TO 2pf) MAY BE REQUIRED
IF A1 IS A HIGH SPEED AMPLIFIER.

When an output amplifier is connected in unipolar mode, the output voltage is given by

$$V_{OUT} = -V_{REF} \times D/2^n$$

where:

*D* is the fractional representation, in the range of 0 to 4,095, of the digital word loaded to the DAC.

*n* is the resolution of the DAC.

With a fixed 10 V reference, the circuit shown in Figure 32 gives a unipolar 0 V to -10 V output voltage swing. When  $V_{\rm IN}$  is an ac signal, the circuit performs 2-quadrant multiplication.

Table 5 shows the relationship between digital code and the expected output voltage for unipolar operation.

Table 5. Unipolar Code

| Digital Input  | Analog Output (V)                    |
|----------------|--------------------------------------|
| 1111 1111 1111 | -V <sub>REF</sub> (4,095/4,096)      |
| 1000 0000 0000 | $-V_{REF}(2,048/4,096) = -V_{REF}/2$ |
| 0000 0000 0001 | -V <sub>REF</sub> (1/4,096)          |
| 0000 0000 0000 | $-V_{REF}(0/4,096)=0$                |

### **Bipolar Operation**

In some applications, it may be necessary to generate full 4-quadrant multiplying operation or a bipolar output swing. This can be easily accomplished by using another external amplifier, as shown in Figure 33.




Figure 33. Bipolar Operation (4-Quadrant Multiplication)

When in bipolar mode, the output voltage is given by

$$V_{OUT} = (V_{REF} \times D/2^{n-1}) - V_{REF}$$

where:

*D* is the fractional representation, in the range of 0 to 4095, of the digital word loaded to the DAC.

n is the number of bits.

When  $V_{\rm IN}$  is an ac signal, the circuit performs 4-quadrant multiplication.

Table 6 shows the relationship between the digital code and the expected output voltage for bipolar operation.

Table 6. Bipolar Code

| Digital Input  | Analog Output (V)               |  |
|----------------|---------------------------------|--|
| 1111 1111 1111 | +V <sub>REF</sub> (4,095/4,096) |  |
| 1000 0000 0000 | 0                               |  |
| 0000 0000 0001 | -V <sub>REF</sub> (4,095/4,096) |  |
| 0000 0000 0000 | -V <sub>REF</sub> (4,096/4,096) |  |

### Stability

In the I-to-V configuration, the  $I_{OUT}$  of the DAC and the inverting node of the operational amplifier must be connected as close as possible, and proper printed circuit board (PCB) layout techniques must be used. Because every code change corresponds to a step function, gain peaking may occur if the operational amplifier has limited gain bandwidth product (GBP) and there is excessive parasitic capacitance at the inverting node. This parasitic capacitance introduces a pole into the open-loop response, which can cause ringing or instability in the closed-loop applications circuit.

An optional compensation capacitor, C1, can be added in parallel with  $R_{FB}A$  for stability, as shown in Figure 32 and Figure 33. Too small a value of C1 can produce ringing at the output, whereas too large a value can adversely affect the settling time. C1 can be found empirically, but 1 pF to 2 pF is generally adequate for the compensation.

### **SINGLE-SUPPLY APPLICATIONS**

### **Voltage Switching Mode of Operation**

Figure 34 shows the DAC operating in the voltage switching mode. The reference voltage,  $V_{\rm IN}$ , is applied to the  $I_{\rm OUT}1A$  pin,  $I_{\rm OUT}2A$  is connected to AGND, and the output voltage is available at the  $V_{\rm REF}A$  terminal. In this configuration, a positive reference voltage results in a positive output voltage, making single-supply operation possible. The output from the DAC is voltage at a constant impedance (the DAC ladder resistance). Therefore, an operational amplifier is necessary to buffer the output voltage. The reference input no longer sees a constant input impedance, but one that varies with code. Therefore, the voltage input must be driven from a low impedance source.




Figure 34. Single-Supply Voltage-Switching Mode

Note that  $V_{\rm IN}$  is limited to low voltages because the switches in the DAC ladder no longer have the same source drain drive voltage. As a result, their on resistance differs and degrades the integral linearity of the DAC. Also,  $V_{\rm IN}$  must not go negative by more than 0.3 V, or an internal diode turns on, causing the device to exceed the maximum ratings. In this type of application, the full range of multiplying capability of the DAC is lost.

### **ADDING GAIN**

In applications where the output voltage must be greater than  $V_{\rm IN}$ , gain can be added with an additional external amplifier, or it can be achieved in a single stage. Consider the effect of temperature coefficients of the thin film resistors of the DAC. Simply placing a resistor in series with the  $R_{\rm FB}$  resistor causes mismatches in the temperature coefficients, resulting in larger gain temperature coefficient errors. Instead, the circuit of Figure 35 shows the recommended method for increasing the gain of the circuit. R1, R2, and R3 can have similar temperature coefficients, but they need not match the temperature coefficients of the DAC. This approach is recommended in circuits where gains of greater than 1 are required. Note that  $R_{\rm FB} \gg R2//R3$  and a gain error percentage of  $100 \times (R2//R3)/R_{\rm FB}$  must be taken into consideration.




Figure 35. Increasing Gain of Current Output DAC

### **DIVIDER OR PROGRAMMABLE GAIN ELEMENT**

Current steering DACs are very flexible and lend themselves to many applications. If this type of DAC is connected as the feedback element of an operational amplifier and R<sub>FB</sub>A is used as the input resistor, as shown in Figure 36, the output voltage is inversely proportional to the digital input fraction, D.

For  $D = 1 - 2^{-n}$ , the output voltage is




Figure 36. Current Steering DAC Used as a Divider or Programmable Gain Element

As D is reduced, the output voltage increases. For small values of the digital fraction D, it is important to ensure that the amplifier does not saturate and that the required accuracy is met. For example, an 8-bit DAC driven with the binary code 0x10 (0001 0000)—that is, 16 decimal—in the circuit of Figure 36 can cause the output voltage to be 16 times  $V_{\rm IN}$ . However, if the DAC has a linearity specification of  $\pm 0.5$  LSB, D can have a weight in the range of 15.5/256 to 16.5/256 so that the possible output voltage is in the range of 15.5 V  $_{\rm IN}$  to 16.5 V  $_{\rm IN}$ —an error of 3%, even though the DAC itself has a maximum error of 0.2%.

DAC leakage current is also a potential error source in divider circuits. The leakage current must be counterbalanced by an opposite current supplied from the operational amplifier through the DAC. Because only a fraction, D, of the current into the  $V_{\text{REF}}$  terminal is routed to the  $I_{\text{OUT}}1$  terminal, the output voltage changes as follows:

Output Error Voltage Due to DAC Leakage =  $(Leakage \times R)/D$  where R is the DAC resistance at the  $V_{REF}$  terminal.

For a DAC leakage current of 10 nA, R = 10 k $\Omega$ , and a gain (that is, 1/D) of 16, the error voltage is 1.6 mV.

### REFERENCE SELECTION

When selecting a reference for use with the AD5405 and other devices in this series of current output DACs, pay attention to the reference's output voltage temperature coefficient specification. This parameter not only affects the full-scale error, but also can affect the linearity (INL and DNL) performance. The reference temperature coefficient must be consistent with the system accuracy specifications. For example, an 8-bit system required to hold its overall specification to within 1 LSB over the temperature range 0°C to 50°C dictates that the maximum system drift with temperature must be less than 78 ppm/°C. A 12-bit system with the same temperature range to overall specification within 2 LSBs requires a maximum drift of 10 ppm/°C. Choosing a precision reference with low output temperature coefficient minimizes this error source. Table 7 lists some references available from Analog Devices, Inc., that are suitable for use with this range of current output DACs.

### **AMPLIFIER SELECTION**

The primary requirement for the current steering mode is an amplifier with low input bias currents and low input offset voltage. Because of the code dependent output resistance of the DAC, the input offset voltage of an operational amplifier is multiplied by the variable gain of the circuit. A change in this noise gain between two adjacent digital fractions produces a step change in the output voltage due to the amplifier's input offset voltage. This output voltage change is superimposed on the desired change in output between the two codes and gives rise to a differential linearity error, which, if large enough, could cause the DAC to be nonmonotonic.

The input bias current of an operational amplifier also generates an offset at the voltage output as a result of the bias current flowing in the feedback resistor,  $R_{\text{FB}}$ . Most operational amplifiers have input bias currents low enough to prevent significant errors in 12-bit applications.

Common-mode rejection of the operational amplifier is important in voltage switching circuits, because it produces a code dependent error at the voltage output of the circuit. Most operational amplifiers have adequate common-mode rejection for use at 12-bit resolution.

Provided that the DAC switches are driven from true wideband, low impedance sources ( $V_{\rm IN}$  and AGND), they settle quickly. Consequently, the slew rate and settling time of a voltage-switching DAC circuit is determined largely by the output operational amplifier. To obtain minimum settling time in this configuration, minimize capacitance at the  $V_{\rm REF}$  node (the voltage output node in this application) of the DAC. This is done by using low input capacitance buffer amplifiers and careful board design.

Most single-supply circuits include ground as part of the analog signal range, which in turn requires an amplifier that can handle rail-to-rail signals. Analog Devices offers a wide range of single-supply amplifiers, as listed in Table 8 and Table 9.

**Table 7. Suitable Analog Devices Precision References** 

| Part No. | Output Voltage (V) | Initial Tolerance (%) | Temp Drift (ppm/°C) | Iss (mA) | Output Noise (μV p-p) | Package       |
|----------|--------------------|-----------------------|---------------------|----------|-----------------------|---------------|
| ADR01    | 10                 | 0.05                  | 3                   | 1        | 20                    | SOIC-8        |
| ADR01    | 10                 | 0.05                  | 9                   | 1        | 20                    | TSOT-23, SC70 |
| ADR02    | 5                  | 0.06                  | 3                   | 1        | 10                    | SOIC-8        |
| ADR02    | 5                  | 0.06                  | 9                   | 1        | 10                    | TSOT-23, SC70 |
| ADR03    | 2.5                | 0.10                  | 3                   | 1        | 6                     | SOIC-8        |
| ADR03    | 2.5                | 0.10                  | 9                   | 1        | 6                     | TSOT-23, SC70 |
| ADR06    | 3                  | 0.10                  | 3                   | 1        | 10                    | SOIC-8        |
| ADR06    | 3                  | 0.10                  | 9                   | 1        | 10                    | TSOT-23, SC70 |
| ADR431   | 2.5                | 0.04                  | 3                   | 0.8      | 3.5                   | SOIC-8        |
| ADR435   | 5                  | 0.04                  | 3                   | 0.8      | 8                     | SOIC-8        |
| ADR391   | 2.5                | 0.16                  | 9                   | 0.12     | 5                     | TSOT-23       |
| ADR395   | 5                  | 0.10                  | 9                   | 0.12     | 8                     | TSOT-23       |

### Table 8. Suitable Analog Devices Precision Operational Amplifiers

|          |                    |                |                           | 0.1 Hz to 10 Hz |                     |              |
|----------|--------------------|----------------|---------------------------|-----------------|---------------------|--------------|
| Part No. | Supply Voltage (V) | Vos (Max) (μV) | I <sub>B</sub> (Max) (nA) | Noise (μV p-p)  | Supply Current (μA) | Package      |
| OP97     | ±2 to ±20          | 25             | 0.1                       | 0.5             | 600                 | SOIC-8       |
| OP1177   | ±2.5 to ±15        | 60             | 2                         | 0.4             | 500                 | MSOP, SOIC-8 |
| AD8551   | 2.7 to 5           | 5              | 0.05                      | 1               | 975                 | MSOP, SOIC-8 |
| AD8603   | 1.8 to 6           | 50             | 0.001                     | 2.3             | 50                  | TSOT         |
| AD8628   | 2.7 to 6           | 5              | 0.1                       | 0.5             | 850                 | TSOT, SOIC-8 |

### Table 9. Suitable Analog Devices High Speed Operational Amplifiers

| Part No. | Supply Voltage (V) | BW at ACL (MHz) | Slew Rate (V/µs) | VOS (Max) (μV) | I <sub>B</sub> (Max) (nA) | Package              |
|----------|--------------------|-----------------|------------------|----------------|---------------------------|----------------------|
| AD8065   | 5 to 24            | 145             | 180              | 1,500          | 6,000                     | SOIC-8, SOT-23, MSOP |
| AD8021   | ±2.5 to ±12        | 490             | 120              | 1,000          | 10,500                    | SOIC-8, MSOP         |
| AD8038   | 3 to 12            | 350             | 425              | 3,000          | 750                       | SOIC-8, SC70-5       |
| AD9631   | ±3 to ±6           | 320             | 1,300            | 10,000         | 7,000                     | SOIC-8               |

### **PARALLEL INTERFACE**

Data is loaded into the AD5405 in a 12-bit parallel word format. Control lines  $\overline{CS}$  and R/W allow data to be written to or read from the DAC register. A write event takes place when  $\overline{CS}$  and  $R/\overline{W}$ are brought low, data available on the data lines fills the shift register, and the rising edge of CS latches the data and transfers the latched data-word to the DAC register. The DAC latches are not transparent; therefore, a write sequence must consist of a falling and rising edge on CS to ensure that data is loaded into the DAC register and that its analog equivalent is reflected on the DAC output. A read event takes place when  $R/\overline{W}$  is held high and CS is brought low. Data is loaded from the DAC register, goes back into the input register, and is output onto the data line, where it can be read back to the controller for verification or diagnostic purposes. The input and DAC registers of these devices are not transparent; therefore, a falling and rising edge of CS is required to load each data-word.

### MICROPROCESSOR INTERFACING

### ADSP-21xx Processors to AD5405 Interface

Figure 37 shows the AD5405 interfaced to the ADSP-21xx series of DSPs as a memory-mapped device. A single wait state may be necessary to interface the AD5405 to the ADSP-21xx, depending on the clock speed of the DSP. The wait state can be programmed via the data memory wait state control register of the ADSP-21xx (see the ADSP-21xx family user manual for details).




Figure 37. ADSP-21xx to AD5405 Interface

#### 8xC51 to AD5405 Interface

Figure 38 shows the interface between the AD5405 and the 8xC51 family of DSPs. To facilitate external data memory access, the address latch enable (ALE) mode is enabled. The low byte of the address is latched with this output pulse during access to the external memory. AD0 to AD7 are the multiplexed low order addresses and data bus; they require strong internal pull-ups when emitting 1s. During access to external memory, A8 to A15 are the high order address bytes. Because these ports are open drained, they also require strong internal pull-ups when emitting 1s.




Figure 38. 8xC51 to AD5405 Interface

# ADSP-BF504 to ADSP-BF592 Device Family to AD5405 Interface

Figure 39 shows a typical interface between the AD5405 and the ADSP-BF504 to ADSP-BF592 family of DSPs. The asynchronous memory write cycle of the processor drives the digital inputs of the DAC. The  $\overline{AMSx}$  line is actually four memory select lines. Internal ADDR lines are decoded into  $\overline{AMS}_{3-0}$ ; these lines are then inserted as chip selects. The rest of the interface is a standard handshaking operation.




Figure 39. ADSP-BF504 to ADSP-BF592 Device Family to AD5405 Interface

### PCB LAYOUT AND POWER SUPPLY DECOUPLING

In any circuit where accuracy is important, careful consideration of the power supply and ground return layout helps to ensure the rated performance. The PCB on which the AD5405 is mounted must be designed so the analog and digital sections are separated and confined to certain areas of the board. If the DAC is in a system where multiple devices require an AGND to DGND connection, the connection must be made at one point only. The star ground point must be established as close as possible to the device.

These DACs must have ample supply bypassing of 10  $\mu F$  in parallel with 0.1  $\mu F$  on the supply located as close as possible to the package, ideally right up against the device. The 0.1  $\mu F$  capacitor must have low effective series resistance (ESR) and low effective series inductance (ESI), like the common ceramic types of capacitors that provide a low impedance path to ground at high frequencies, to handle transient currents due to internal logic switching. Low ESR 1  $\mu F$  to 10  $\mu F$  tantalum or electrolytic capacitors must also be applied at the supplies to minimize transient disturbance and filter out low frequency ripple.

Components, such as clocks, that produce fast switching signals must be shielded with digital ground to avoid radiating noise to other parts of the board, and they must never run near the reference inputs.

Avoid crossover of digital and analog signals. Traces on opposite sides of the board must run at right angles to each other. This reduces the effects of feedthrough on the board.

A microstrip technique is by far the best, but its use is not always possible with a double-sided board. In this technique, the component side of the board is dedicated to the ground plane, and signal traces are placed on the soldered side.

It is good practice to use compact, minimum lead length PCB layout design. Leads to the input must be as short as possible to minimize IR drops and stray inductance.

The PCB metal traces between  $V_{\text{REF}}$  and  $R_{\text{FB}}$  must also be matched to minimize gain error. To maximize high frequency performance, the I-to-V amplifier must be located as close as possible to the device.




Figure 40. Schematic of AD5405 Evaluation Board




Figure 41. Component Side Artwork




Figure 42. Silkscreen—Component Side View (Top Layer)




Figure 43. Solder Side Artwork

# **OVERVIEW OF THE AD5424 TO AD5547 DEVICES**

Table 10.

| Part No. | Resolution | No. DACs | INL (LSB) | Interface | Package <sup>1</sup> | Features                        |
|----------|------------|----------|-----------|-----------|----------------------|---------------------------------|
| AD5424   | 8          | 1        | ±0.25     | Parallel  | RU-16, CP-20         | 10 MHz BW, 17 ns CS pulse width |
| AD5426   | 8          | 1        | ±0.25     | Serial    | RM-10                | 10 MHz BW, 50 MHz serial        |
| AD5428   | 8          | 2        | ±0.25     | Parallel  | RU-20                | 10 MHz BW, 17 ns CS pulse width |
| AD5429   | 8          | 2        | ±0.25     | Serial    | RU-10                | 10 MHz BW, 50 MHz serial        |
| AD5450   | 8          | 1        | ±0.25     | Serial    | UJ-8                 | 10 MHz BW, 50 MHz serial        |
| AD5432   | 10         | 1        | ±0.5      | Serial    | RM-10                | 10 MHz BW, 50 MHz serial        |
| AD5433   | 10         | 1        | ±0.5      | Parallel  | RU-20, CP-20         | 10 MHz BW, 17 ns CS pulse width |
| AD5439   | 10         | 2        | ±0.5      | Serial    | RU-16                | 10 MHz BW, 50 MHz serial        |
| AD5440   | 10         | 2        | ±0.5      | Parallel  | RU-24                | 10 MHz BW, 17 ns CS pulse width |
| AD5451   | 10         | 1        | ±0.25     | Serial    | UJ-8                 | 10 MHz BW, 50 MHz serial        |
| AD5443   | 12         | 1        | ±1        | Serial    | RM-10                | 10 MHz BW, 50 MHz serial        |
| AD5444   | 12         | 1        | ±0.5      | Serial    | RM-8                 | 10 MHz BW, 50 MHz serial        |
| AD5415   | 12         | 2        | ±1        | Serial    | RU-24                | 10 MHz BW, 50 MHz serial        |
| AD5405   | 12         | 2        | ±1        | Parallel  | CP-40-9              | 10 MHz BW, 17 ns CS pulse width |
| AD5445   | 12         | 2        | ±1        | Parallel  | RU-20, CP-20         | 10 MHz BW, 17 ns CS pulse width |
| AD5447   | 12         | 2        | ±1        | Parallel  | RU-24                | 10 MHz BW, 17 ns CS pulse width |
| AD5449   | 12         | 2        | ±1        | Serial    | RU-16                | 10 MHz BW, 50 MHz serial        |
| AD5452   | 12         | 1        | ±0.5      | Serial    | UJ-8, RM-8           | 10 MHz BW, 50 MHz serial        |
| AD5446   | 14         | 1        | ±1        | Serial    | RM-8                 | 10 MHz BW, 50 MHz serial        |
| AD5453   | 14         | 1        | ±2        | Serial    | UJ-8, RM-8           | 10 MHz BW, 50 MHz serial        |
| AD5553   | 14         | 1        | ±1        | Serial    | RM-8                 | 4 MHz BW, 50 MHz serial clock   |
| AD5556   | 14         | 1        | ±1        | Parallel  | RU-28                | 4 MHz BW, 20 ns WR pulse width  |
| AD5555   | 14         | 2        | ±1        | Serial    | RM-8                 | 4 MHz BW, 50 MHz serial clock   |
| AD5557   | 14         | 2        | ±1        | Parallel  | RU-38                | 4 MHz BW, 20 ns WR pulse width  |
| AD5543   | 16         | 1        | ±2        | Serial    | RM-8                 | 4 MHz BW, 50 MHz serial clock   |
| AD5546   | 16         | 1        | ±2        | Parallel  | RU-28                | 4 MHz BW, 20 ns WR pulse width  |
| AD5545   | 16         | 2        | ±2        | Serial    | RU-16                | 4 MHz BW, 50 MHz serial clock   |
| AD5547   | 16         | 2        | ±2        | Parallel  | RU-38                | 4 MHz BW, 20 ns WR pulse width  |

 $<sup>^{1}</sup>$  RU = TSSOP, CP = LFCSP, RM = MSOP, UJ = TSOT.

# **OUTLINE DIMENSIONS**




Figure 44. 40-Lead Lead Frame Chip Scale Package [LFCSP] 6 mm × 6 mm Body and 0.75 Package Height (CP-40-9) Dimensions shown in millimeters

### **ORDERING GUIDE**

| Model <sup>1</sup> | Resolution | INL (LSB) | Temperature Range | Package Description                           | Package Option |
|--------------------|------------|-----------|-------------------|---|----------------|
| AD5405YCPZ         | 12         | ±1        | -40°C to +125°C   | 40-Lead Lead Frame Chip Scale Package [LFCSP] | CP-40-9        |
| AD5405YCPZ-REEL    | 12         | ±1        | -40°C to +125°C   | 40-Lead Lead Frame Chip Scale Package [LFCSP] | CP-40-9        |
| AD5405YCPZ-REEL7   | 12         | ±1        | -40°C to +125°C   | 40-Lead Lead Frame Chip Scale Package [LFCSP] | CP-40-9        |

<sup>&</sup>lt;sup>1</sup> Z = RoHS Compliant Part

**NOTES**