

# TLC7701-EP, TLC7705-EP, TLC7733-EP

www.ti.com

SGLS013E - MARCH 2003 - REVISED NOVEMBER 2011

# MICROPOWER SUPPLY VOLTAGE SUPERVISORS

Check for Samples: TLC7701-EP, TLC7705-EP, TLC7733-EP

## FEATURES

- Power-On Reset Generator
- Automatic Reset Generation After Voltage
  Drop
- Precision Voltage Sensor
- Temperature-Compensated Voltage Reference
- Programmable Delay Time by External Capacitor
- Supply Voltage Range ... 2 V to 6 V
- Defined RESET Output from  $V_{DD} \ge 1 V$
- Power-Down Control Support for Static RAM
   With Battery Backup
- Maximum Supply Current of 16 mA
- Power Saving Totem-Pole Outputs

## SUPPORTS DEFENSE, AEROSPACE, AND MEDICAL APPLICATIONS

- Controlled Baseline
- One Assembly/Test Site
- One Fabrication Site
- Available in Extended (–40°C/125°C and –55°C/125°C), Temperature Ranges<sup>(1)</sup>
- Extended Product Life Cycle
- Extended Product-Change Notification
- Product Traceability

(1) Additional temperature ranges available - contact factory

D OR PW PACKAGE (TOP VIEW)

○ 8 V <sub>DD</sub> 7 SENSE
7 SENSE
6 RESET
5 ] RESET

## DESCRIPTION

The TLC77xx family of micropower supply voltage supervisors provide reset control, primarily in microcomputer and microprocessor systems.

During power-on, RESET is asserted when  $V_{DD}$  reaches 1 V. After minimum  $V_{DD}$  ( $\geq$  2 V) is established, the circuit monitors SENSE voltage and keeps the reset outputs active as long as SENSE voltage ( $V_{I(SENSE)}$ ) remains below the threshold voltage. An internal timer delays return of the output to the inactive state to ensure proper system reset. The delay time ( $t_d$ ) is determined by an external capacitor:

 $t_{d} = 2.1 \times 10^{4} \times C_{T}$ 

Where

 $C_T$  is in farads

t<sub>d</sub> is in seconds

Except for the TLC7701, which can be customized with two external resistors, each supervisor has a fixed sense threshold voltage set by an internal voltage divider. When SENSE voltage drops below the threshold voltage, the outputs become active and stay in that state until SENSE voltage returns above threshold voltage and the delay time ( $t_d$ ) has expired.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





SGLS013E – MARCH 2003 – REVISED NOVEMBER 2011

In addition to the power-on reset and undervoltage-supervisor function, the TLC77xx adds power-down control support for static RAM. When CONTROL is tied to GND, RESET will act as active high. The voltage monitor contains additional logic intended for control of static memories with battery backup during power failure. By driving the chip select (CS) of the memory circuit with the RESET output of the TLC77xx and with the CONTROL driven by the memory bank select signal (CSH1) of the microprocessor (see Figure 11), the memory circuit is automatically disabled during a power loss. (In this application the TLC77xx power has to be supplied by the battery.)

T <sub>A</sub>	PACK	(AGE <sup>(1)</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING	
			TLC7701QPWREP	7701QE	V62/04604 - 01XE
-40°C to 125°C	TSSOP - PW	Tape and reel	TLC7705QPWREP	7705QE	V62/04604 - 02XE
			TLC7733QPWREP	7733QE	V62/04604 - 03XE
		Tana and soal	TLC7701MPWREP	7701ME	V62/04604 - 04XE
-55°C to 125°C	TSSOP - PW	Tape and reel	TLC7733MPWREP	7733ME	V62/04604 - 06XE
	SOIC - D	Tape and reel	TLC7701MDREP	7701ME	V62/04604 - 04YE


### ORDERING INFORMATION

(1) The PW package is only available left-end taped and reeled (indicated by the R suffix on the device type; e.g., TLC7701QPWREP).

#### **Table 1. FUNCTION TABLE**

CONTROL	RESIN	V <sub>I(SENSE)</sub> > V <sub>IT+</sub>	RESET	RESET
L	L	False	Н	L
L	L	True	Н	L
L	Н	False	Н	L
L	Н	True	L <sup>(1)</sup>	H <sup>(1)</sup>
Н	L	False	Н	L
Н	L	True	Н	L
Н	Н	False	Н	L
Н	Н	True	Н	H <sup>(1)</sup>

(1) RESET and RESET states shown are valid for  $t > t_d$ .



(1) This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

#### Figure 1. Logic Symbol


2



# TLC7701-EP, TLC7705-EP, TLC7733-EP

SGLS013E - MARCH 2003 - REVISED NOVEMBER 2011


### FUNCTIONAL BLOCK DIAGRAM



- (1) Outputs are totem-pole configuration. External pullup or pulldown resistors are not required.
- (2) Nominal values:

	R1 (Typ)	R2 (Typ)
TLC7701	0	∞
TLC7705	910 kΩ	290 kΩ
TLC7733	750 kΩ	450 kΩ

### **TIMING DIAGRAM**





SGLS013E - MARCH 2003 - REVISED NOVEMBER 2011

www.ti.com

### **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

			VALUE	UNIT
V <sub>DD</sub>	Supply voltage <sup>(2)</sup>		7	V
	Input voltage range, CONTROL, RESIN, SE	ENSE <sup>(2)</sup>	-0.3 to 7	V
l <sub>OL</sub>	Maximum low output current		10	mA
I <sub>OH</sub>	Maximum high output current		10	mA
lк	Input clamp current, $(V_1 < 0 \text{ or } V_1 > V_{DD})$		±10	mA
ок	Output clamp current, ( $V_O < 0$ or $V_O > V_{DD}$ )		±10	mA
т	Operating free air temperature range	TL77xxQ	-40 to 125	
T <sub>A</sub>	Operating free-air temperature range	TL77xxM	-55 to 125	
T <sub>stg</sub>	Storage temperature range	· · ·	-65 to 150	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to GND.

#### THERMAL INFORMATION

		TLC77xx-EP	TLC77xx-EP	
	THERMAL METRIC <sup>(1)</sup>	D	PW	UNITS
		8 PINS	8 PINS	
$\theta_{JA}$	Junction-to-ambient thermal resistance	97.1	168	
$\theta_{\text{JC}}$	Junction-to-case thermal resistance	39.4	38.9	
$\theta_{JB}$	Junction-to-board thermal resistance	-	96.6	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	-	1.5	
$\psi_{JB}$	Junction-to-board characterization parameter	-	94.7	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

## **RECOMMENDED OPERATING CONDITIONS**<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM MAX	UNIT	
$V_{DD}$	Supply voltage		2	6	V	
VI	Input voltage					
V <sub>IH</sub>	High-level input voltage at RESIN and CONT	$0.7 \times V_{DD}$		V		
V <sub>IL</sub>	Low-level input voltage at RESIN and CONT		0.2×V <sub>DD</sub>	V		
I <sub>OH</sub>	High-level output current, $V_{DD} \ge 2.7 V$			-2	mA	
I <sub>OL</sub>	Low-level output current, $V_{DD} \ge 2.7 V$			2	mA	
Δt/ΔV	Input transition rise and fall rate at RESIN an	Input transition rise and fall rate at RESIN and CONTROL				
<b>-</b>		Q temperature range	-40	125	<u>.</u>	
T <sub>A</sub>	Operating free-air temperature range	M temperature range	-55	125	U	

(1) Long-term high-temperature storage and/or extended use at maximum recommended operating conditions may result in a reduction of overall device life. See http://www.ti.com/ep\_quality for additional information on enhanced plastic packaging.

(2) To ensure a low supply current, V<sub>IL</sub> should be kept <0.3 V and V<sub>IH</sub> > -0.3 V.

4



#### SGLS013E - MARCH 2003 - REVISED NOVEMBER 2011

### **ELECTRICAL CHARACTERISTICS**

over recommended operating conditions<sup>(1)</sup> (unless otherwise noted)

	DADAMET		TEST CONDITIONS	T <sub>A</sub> = -	-40°C to 125	°C	T <sub>A</sub> =	-55°C to 12	5°C	
	PARAMET	EK	TEST CONDITIONS	MIN	TYP <sup>(2)</sup>	MAX	MIN	TYP <sup>(2)</sup>	MAX	UNIT
			$V_{DD} = 2 V$	1.8			1.8	÷		
.,	High-level output	I <sub>OH</sub> = - 20 μA	V <sub>DD</sub> = 2.7 V	2.5			2.5	· · ·		.,
V <sub>OH</sub>	voltage		V <sub>DD</sub> = 4.5 V	4.3			4.3			V
		I <sub>OH</sub> = - 20 mA	V <sub>DD</sub> = 4.5 V	3.7			3.7			
			$V_{DD} = 2 V$			0.2			0.2	
V	Low-level output	I <sub>OH</sub> = - 20 μA	V <sub>DD</sub> = 2.7 V			0.2			0.2	v
V <sub>OL</sub> voltage		V <sub>DD</sub> = 4.5 V			0.2			0.2	V	
		I <sub>OH</sub> = - 20 mA	V <sub>DD</sub> = 4.5 V			0.5			0.5	
	Negative-going input	TLC7701		1.04	1.1	1.16				
VIT- threshold voltage,	TLC7705	$V_{DD} = 2 V \text{ to } 6 V$	4.43	4.5	4.63				V	
	SENSE <sup>(3)</sup>	TLC7733		2.855	2.93	3.03	2.8	2.93	3.03	
		TLC7701			30					
V <sub>hys</sub>	Hysteresis voltage, SENSE	TLC7705	$V_{DD} = 2 V \text{ to } 6 V$		70					mV
	01.001	TLC7733			70			70		
V <sub>res</sub>	Power-up reset voltage	(4)	I <sub>OL</sub> = 20 μA			1			1	V
		RESIN	$V_I = 0 V \text{ to } V_{DD}$			2			2	
		CONTROL	$V_1 = V_{DD}$		7	15		7	15	
I <sub>I</sub>	Input current	SENSE	$V_1 = 5 V$		5	10		5	10	μA
		SENSE, TLC7701 only	V <sub>1</sub> = 5 V			2				
I <sub>DD</sub>	Supply current		$\label{eq:RESIN} \begin{split} \overline{\text{RESIN}} &= V_{\text{DD}},\\ \text{SENSE} &= V_{\text{DD}} \geq V_{\text{ITmax}} \\ &+ 0.2 \text{ V} \\ \text{CONTROL} &= 0 \text{ V}, \\ \text{Outputs open} \end{split}$		9	16		9	18	μA
I <sub>DD(d)</sub>	Supply current during t	9	$\label{eq:VDD} \begin{array}{l} \frac{V_{DD}=5}{RESIN}=V_{DD},\\ \text{SENSE}=V_{DD},\\ \text{CONTROL}=0 \text{ V},\\ \text{Outputs open} \end{array}$		120	150		120	150	μΑ
CI	Input capacitance, SEN	ISE	$V_I = 0 V$ to $V_{DD}$		50			50		pF

(1)

All characteristics are measured with  $C_T = 0.1 \,\mu\text{F}$ . Typical values apply at  $T_A = 25^{\circ}\text{C}$ . To ensure best stability of the threshold voltage, a bypass capacitor (ceramic, 0.1  $\mu\text{F}$ ) should be connected near the supply terminals. The lowest supply voltage at which RESET becomes active. The symbol  $V_{res}$  is not currently listed within EIA or JEDEC standards for (2) (3) (4) semiconductor symbology. Rise time of VDD  $\geq$  15 ms/V.

SGLS013E - MARCH 2003-REVISED NOVEMBER 2011

### SWITCHING CHARACTERISTICS

over operating free-air temperature range (unless otherwise noted)

		MEASURED			T <sub>A</sub> = -40	)°C to 125°	C	T <sub>A</sub> = -5				
	PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	МАХ	MIN	TYP	МАХ	UNIT	
t <sub>d</sub>	Delay time			$\label{eq:result} \begin{split} \overline{\text{RESIN}} &= 0.7 \times \text{V}_{\text{DD}},\\ \text{CONTROL} &= 0.2 \times \\ \text{V}_{\text{DD,CT}} &= 100 \text{ nF},\\ \text{T}_{\text{A}} &= \text{Full range, See}\\ \text{timing diagram} \end{split}$	1.1	2.1	4.2		2.1		ms	
t <sub>PLH</sub>	Propagation delay time, low-to-high level output		RESET				20			20		
t <sub>PLH</sub>	Propagation delay time, high-to-low level output	SENSE	RESEI					5			5	
t <sub>PLH</sub>	Propagation delay time, low-to-high level output	SENSE	RESET				5			5	μs	
t <sub>PLH</sub>	Propagation delay time, high-to-low level output						20			20		
t <sub>PLH</sub>	Propagation delay time, low-to-high level output		RESET				20			20	μs	
t <sub>PLH</sub>	Propagation delay time, high-to-low level output	RESIN	KLOL I				60			60	ns	
t <sub>PLH</sub>	Propagation delay time, low-to-high level output	REGIN	RESET				65			65	115	
t <sub>PLH</sub>	Propagation delay time, high-to-low level output		RESEI				20			20	μs	
t <sub>PLH</sub>	Propagation delay time, low-to-high level output	CONTR	RESET				58			58	ns	
t <sub>PLH</sub>	Propagation delay time, high-to-low level output	OL	RESET	$\begin{aligned} \text{RESIN} &= 0.7 \times \text{V}_{\text{DD}}, \\ \text{C}_{\text{T}} &= \text{NC}^{(1)} \end{aligned}$			58			58	ns	
	Low-level minimum	SENSE		$\label{eq:VIH} \begin{array}{l} V_{IH} = V_{IT+max} + 0.2 \ V, \\ V_{IL} = V_{IT-min} - 0.2 \ V \end{array}$	3			4				
	pulse duration to switch RESET and RESET	RESIN			1			1			μs	
t <sub>r</sub>	Rise time		RESET	10% to 90%		8			8			
t <sub>f</sub>	Fall time		and RESET	90% to 10%		4			4		ns/V	

(1) NC = No capacitor, and includes up to 100-pF probe and jig capacitance.

www.ti.com

STRUMENTS


**EXAS** 

6



#### SGLS013E - MARCH 2003 - REVISED NOVEMBER 2011


### PARAMETER MEASUREMENT INFORMATION



- A. For switching characteristics,  $R_L = 2 k\Omega$
- B.  $C_L = 50 \text{ pF}$  includes jig and probe capacitance

### Figure 2. RESET AND RESET Output Configurations





M suffixed devices





Figure 3. Input Pulse Definition Waveforms



SGLS013E - MARCH 2003 - REVISED NOVEMBER 2011




8

Copyright © 2003–2011, Texas Instruments Incorporated

Product Folder Link(s): TLC7701-EP TLC7705-EP TLC7733-EP



SGLS013E - MARCH 2003 - REVISED NOVEMBER 2011





SGLS013E - MARCH 2003 - REVISED NOVEMBER 2011

www.ti.com




Figure 10. Reset Controller in a Microcomputer System




Figure 11. Data Retention During Power Down Using Static CMOS RAMs



5-May-2015

## **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TLC7701MDREP	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	7701ME	Samples
TLC7701MPWREP	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	7701ME	Samples
TLC7701MPWREPG4	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	7701ME	Samples
TLC7701QPWREP	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	7701QE	Samples
TLC7705QPWREP	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	7705QE	Samples
TLC7733MPWREP	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	7733ME	Samples
TLC7733MPWTEP	PREVIEW	/ TSSOP	PW	8		TBD	Call TI	Call TI	-55 to 125		
TLC7733QPWREP	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	7733QE	Samples
V62/04604-01XE	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	7701QE	Samples
V62/04604-02XE	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	7705QE	Samples
V62/04604-03XE	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	7733QE	Samples
V62/04604-04XE	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	7701ME	Samples
V62/04604-04YE	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	7701ME	Samples
V62/04604-06XE	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	7733ME	Samples

<sup>(1)</sup> The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.



# PACKAGE OPTION ADDENDUM

5-May-2015

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(<sup>5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF TLC7701-EP, TLC7705-EP, TLC7733-EP :

• Catalog: TLC7701, TLC7705, TLC7733

• Automotive: TLC7701-Q1, TLC7705-Q1, TLC7733-Q1

• Military: TLC7705M, TLC7733M

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product



5-May-2015

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

• Military - QML certified for Military and Defense Applications

# PACKAGE MATERIALS INFORMATION

www.ti.com

### TAPE AND REEL INFORMATION

#### REEL DIMENSIONS

Texas Instruments





TAPE AND REEL INFORMATION

#### TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLC7701MDREP	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLC7701MPWREP	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1
TLC7701QPWREP	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1
TLC7705QPWREP	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1
TLC7733MPWREP	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1
TLC7733QPWREP	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

14-Jul-2012



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLC7701MDREP	SOIC	D	8	2500	367.0	367.0	35.0
TLC7701MPWREP	TSSOP	PW	8	2000	367.0	367.0	35.0
TLC7701QPWREP	TSSOP	PW	8	2000	367.0	367.0	35.0
TLC7705QPWREP	TSSOP	PW	8	2000	367.0	367.0	35.0
TLC7733MPWREP	TSSOP	PW	8	2000	367.0	367.0	35.0
TLC7733QPWREP	TSSOP	PW	8	2000	367.0	367.0	35.0

# **PW0008A**



# **PACKAGE OUTLINE**

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153, variation AA.



# PW0008A

# **EXAMPLE BOARD LAYOUT**

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# PW0008A

# **EXAMPLE STENCIL DESIGN**

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

9. Board assembly site may have different recommendations for stencil design.



<sup>8.</sup> Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
   E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications			
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive		
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications		
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers		
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps		
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy		
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial		
Interface	interface.ti.com	Medical	www.ti.com/medical		
Logic	logic.ti.com	Security	www.ti.com/security		
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense		
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video		
RFID	www.ti-rfid.com				
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com		
Wireless Connectivity	www.ti.com/wirelessconnectivity				

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2015, Texas Instruments Incorporated