

## FEATURES

- <1 pC charge injection over full signal range
- 1 pF off capacitance
- 33 V supply range
- 120  $\Omega$  on resistance
- Fully specified at  $\pm 15\text{ V}/+12\text{ V}$
- 3 V logic compatible inputs
- Rail-to-rail operation
- Break-before-make switching action
- Available in a 16-lead TSSOP, a 16-lead LFCSP\_WQ, and a 16-lead SOIC
- Typical power consumption < 0.03  $\mu\text{W}$

## APPLICATIONS

- Audio and video routing
- Automatic test equipment
- Data-acquisition systems
- Battery-powered systems
- Sample-and-hold systems
- Communication systems

## GENERAL DESCRIPTION

The ADG1208 and ADG1209 are monolithic, *i*CMOS® analog multiplexers comprising eight single channels and four differential channels, respectively. The ADG1208 switches one of eight inputs to a common output as determined by the 3-bit binary address lines A0, A1, and A2. The ADG1209 switches one of four differential inputs to a common differential output as determined by the 2-bit binary address lines A0 and A1. An EN input on both devices enable or disable the device. When disabled, all channels are switched off. When on, each channel conducts equally well in both directions and has an input signal range that extends to the supplies.

The *i*CMOS (industrial CMOS) modular manufacturing process combines high voltage CMOS (complementary metal-oxide semiconductor) and bipolar technologies. It enables the development of a wide range of high performance analog ICs capable of 33 V operation in a footprint that no other generation of high voltage devices has been able to achieve. Unlike analog ICs using conventional CMOS processes, *i*CMOS components can tolerate high supply voltages while providing increased performance, dramatically lower power consumption, and reduced package size.

## FUNCTIONAL BLOCK DIAGRAMS





Figure 1.

05713-001

The ultralow capacitance and exceptionally low charge injection of these multiplexers make them ideal solutions for data acquisition and sample-and-hold applications, where low glitch and fast settling are required. Figure 2 shows that there is minimum charge injection over the entire signal range of the device. *i*CMOS construction also ensures ultralow power dissipation, making the ds ideally suited for portable and battery-powered instruments.



05713-051

Figure 2. Source to Drain Charge Injection vs. Source Voltage

Rev. D

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

**Document Feedback**

## TABLE OF CONTENTS

Features.....	1
Applications.....	1
Functional Block Diagrams.....	1
General Description.....	1
Revision History.....	2
Specifications.....	3
Dual Supply.....	3
Single Supply.....	5
Absolute Maximum Ratings.....	7

## REVISION HISTORY

### 3/16—Rev. C to Rev. D

Changes to Table 4 Title.....	8
Changes to Table 5 Title.....	9
Changes to Table 7 Title.....	10
Changes to Figure 7.....	11
Added Table 8; Renumbered Sequentially.....	11
Changes to Table 9 Title.....	12

### 8/15—Rev. B to Rev. C

Changes to Features Section.....	1
Added Figure 4; Renumbered Sequentially.....	8
Changes to Table 4.....	8
Changes to Figure 5.....	9
Added Table 5; Renumbered Sequentially.....	9
Added Figure 7.....	10
Changes to Table 7.....	10
Changes to Figure 8.....	11
Added Table 8.....	11
Updated Outline Dimensions.....	19
Changes to Ordering Guide.....	20

ESD Caution.....	7
Pin Configurations and Function Descriptions.....	8
Typical Performance Characteristics.....	13
Terminology.....	17
Test Circuits.....	18
Outline Dimensions.....	21
Ordering Guide.....	22

### 1/09—Rev. A to Rev. B

Change to $I_{DD}$ Parameter, Table 1.....	4
Change to $I_{DD}$ Parameter, Table 2.....	6

### 4/07—Rev. 0 to Rev. A

Added 16-lead SOIC.....	Universal
Changes to Table 1.....	3
Changes to Table 2.....	5
Changes to Figure 10 and Figure 11.....	10
Updated Outline Dimensions.....	17
Changes to Ordering Guide.....	18

### 4/06—Revision 0: Initial Version

**SPECIFICATIONS****DUAL SUPPLY**

$V_{DD} = +15 \text{ V} \pm 10\%$ ,  $V_{SS} = -15 \text{ V} \pm 10\%$ ,  $\text{GND} = 0 \text{ V}$ , unless otherwise noted. Temperature range is as follows: Y version:  $-40^\circ\text{C}$  to  $+125^\circ\text{C}$ .

**Table 1.**

Parameter	+25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range			$V_{SS} \text{ to } V_{DD}$	V	
On Resistance, $R_{ON}$	120			$\Omega \text{ typ}$	$V_S = \pm 10 \text{ V}$ , $I_S = -1 \text{ mA}$ , see Figure 31
On Resistance Match Between Channels, $\Delta R_{ON}$	200	240	270	$\Omega \text{ max}$	$V_{DD} = +13.5 \text{ V}$ , $V_{SS} = -13.5 \text{ V}$
On Resistance Flatness, $R_{FLAT}$ (On)	3.5			$\Omega \text{ typ}$	$V_S = \pm 10 \text{ V}$ , $I_S = -1 \text{ mA}$
	6	10	12	$\Omega \text{ max}$	
	20			$\Omega \text{ typ}$	$V_S = -5 \text{ V}/0 \text{ V}/+5 \text{ V}$ , $I_S = -1 \text{ mA}$
	64	76	83	$\Omega \text{ max}$	
LEAKAGE CURRENTS					
Source Off Leakage, $I_S$ (Off)	$\pm 0.003$			$nA \text{ typ}$	$V_D = \pm 10 \text{ V}$ , $V_S = -10 \text{ V}$ , see Figure 32
	$\pm 0.1$	$\pm 0.6$	$\pm 1$	$nA \text{ max}$	
Drain Off Leakage, $I_D$ (Off)	$\pm 0.003$			$nA \text{ typ}$	$V_S = 1 \text{ V}/10 \text{ V}$ , $V_D = 10 \text{ V}/1 \text{ V}$ , see Figure 32
ADG1208	$\pm 0.1$	$\pm 0.6$	$\pm 1$	$nA \text{ max}$	
ADG1209	$\pm 0.1$	$\pm 0.6$	$\pm 1$	$nA \text{ max}$	
Channel On Leakage, $I_D$ , $I_S$ (On)	$\pm 0.02$			$nA \text{ typ}$	$V_S = V_D = \pm 10 \text{ V}$ , see Figure 33
ADG1208	$\pm 0.2$	$\pm 0.6$	$\pm 1$	$nA \text{ max}$	
ADG1209	$\pm 0.2$	$\pm 0.6$	$\pm 1$	$nA \text{ max}$	
DIGITAL INPUTS					
Input High Voltage, $V_{INH}$			2.0	V min	
Input Low Voltage, $V_{INL}$			0.8	V max	
Input Current, $I_{INL}$ or $I_{INH}$	$\pm 0.005$		$\pm 0.1$	$\mu A \text{ max}$	$V_{IN} = V_{INL}$ or $V_{INH}$
Digital Input Capacitance, $C_{IN}$	2			$\mu A \text{ max}$	
				pF typ	
DYNAMIC CHARACTERISTICS <sup>1</sup>					
Transition Time, $t_{TRANSITION}$	80			ns typ	$R_L = 300 \Omega$ , $C_L = 35 \text{ pF}$
	130	165	185	ns max	$V_S = 10 \text{ V}$ , see Figure 34
$t_{ON}$ (EN)	75			ns typ	$R_L = 300 \Omega$ , $C_L = 35 \text{ pF}$
	95	105	115	ns max	$V_S = 10 \text{ V}$ , see Figure 36
$t_{OFF}$ (EN)	83			ns typ	$R_L = 300 \Omega$ , $C_L = 35 \text{ pF}$
	100	125	140	ns max	$V_S = 10 \text{ V}$ , see Figure 36
Break-Before-Make Time Delay, $t_{BBM}$	25		10	ns min	$R_L = 300 \Omega$ , $C_L = 35 \text{ pF}$
				pC typ	$V_{S1} = V_{S2} = 10 \text{ V}$ , see Figure 35
Charge Injection	0.4			dB typ	$V_S = 0 \text{ V}$ , $R_S = 0 \Omega$ , $C_L = 1 \text{ nF}$ , see Figure 37
Off Isolation	-85			dB typ	$R_L = 50 \Omega$ , $C_L = 5 \text{ pF}$ , $f = 1 \text{ MHz}$ , see Figure 38
Channel to Channel Crosstalk	-85			dB typ	$R_L = 50 \Omega$ , $C_L = 5 \text{ pF}$ , $f = 1 \text{ MHz}$ , see Figure 40
Total Harmonic Distortion + Noise	0.15			% typ	$R_L = 10 \text{ k}\Omega$ , $5 \text{ V rms}$ , $f = 20 \text{ Hz}$ to $20 \text{ kHz}$ , see Figure 41
-3 dB Bandwidth	550			MHz typ	$R_L = 50 \Omega$ , $C_L = 5 \text{ pF}$ , see Figure 39
$C_S$ (Off)	1			pF typ	$f = 1 \text{ MHz}$ , $V_S = 0 \text{ V}$
	1.5			pF max	$f = 1 \text{ MHz}$ , $V_S = 0 \text{ V}$
$C_D$ (Off) ADG1208	6			pF typ	$f = 1 \text{ MHz}$ , $V_S = 0 \text{ V}$
	7			pF max	$f = 1 \text{ MHz}$ , $V_S = 0 \text{ V}$
$C_D$ (Off) ADG1209	3.5			pF typ	$f = 1 \text{ MHz}$ , $V_S = 0 \text{ V}$
	4.5			pF max	$f = 1 \text{ MHz}$ , $V_S = 0 \text{ V}$

Parameter	+25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
C <sub>D</sub> , C <sub>S</sub> (On) ADG1208	7 8			pF typ pF max	f = 1 MHz, V <sub>S</sub> = 0 V f = 1 MHz, V <sub>S</sub> = 0 V
C <sub>D</sub> , C <sub>S</sub> (On) ADG1209	5 6			pF typ pF max	f = 1 MHz, V <sub>S</sub> = 0 V f = 1 MHz, V <sub>S</sub> = 0 V
POWER REQUIREMENTS					V <sub>DD</sub> = +16.5 V, V <sub>SS</sub> = -16.5 V
I <sub>DD</sub>	0.002		1.0	µA typ µA max	Digital inputs = 0 V or V <sub>DD</sub>
I <sub>DD</sub>	220		380	µA typ µA max	Digital inputs = 5 V
I <sub>SS</sub>	0.002		1.0	µA typ µA max	Digital inputs = 0 V or V <sub>DD</sub>
I <sub>SS</sub>	0.002		1.0 ±5/±16.5	µA typ µA max V min/max	Digital inputs = 5 V
V <sub>DD</sub> /V <sub>SS</sub>					V <sub>DD</sub>   =  V <sub>SS</sub>

<sup>1</sup> Guaranteed by design, not subject to production test.

**SINGLE SUPPLY**

$V_{DD} = 12 \text{ V} \pm 10\%$ ,  $V_{SS} = 0 \text{ V}$ , GND = 0 V, unless otherwise noted. Temperature range is as follows: Y version:  $-40^\circ\text{C}$  to  $+125^\circ\text{C}$ .

**Table 2.**

Parameter	-40°C to +25°C			Unit	Test Conditions/Comments
	+25°C	-40°C to +85°C	-40°C to +125°C		
ANALOG SWITCH					
Analog Signal Range			0 to $V_{DD}$	V	
On Resistance, $R_{ON}$	300			$\Omega$ typ	$V_S = 0 \text{ V}$ to 10 V, $I_S = -1 \text{ mA}$ , see Figure 31
	475	567	625	$\Omega$ max	$V_{DD} = 10.8 \text{ V}$ , $V_{SS} = 0 \text{ V}$
On Resistance Match Between Channels, $\Delta R_{ON}$	5			$\Omega$ typ	$V_S = 0 \text{ V}$ to 10 V, $I_S = -1 \text{ mA}$
	16	26	27	$\Omega$ max	
On Resistance Flatness, $R_{FLAT}$ (On)	60			$\Omega$ typ	$V_S = 3 \text{ V}/6 \text{ V}/9 \text{ V}$ , $I_S = -1 \text{ mA}$
LEAKAGE CURRENTS					
Source Off Leakage, $I_S$ (Off)	$\pm 0.003$			nA typ	$V_{DD} = 13.2 \text{ V}$
	$\pm 0.1$	$\pm 0.6$	$\pm 1$	nA max	$V_S = 1 \text{ V}/10 \text{ V}$ , $V_D = 10 \text{ V}/1 \text{ V}$ , see Figure 32
Drain Off Leakage, $I_D$ (Off)	$\pm 0.003$			nA typ	
ADG1208	$\pm 0.1$	$\pm 0.6$	$\pm 1$	nA max	$V_S = 1 \text{ V}/10 \text{ V}$ , $V_D = 10 \text{ V}/1 \text{ V}$ , see Figure 32
ADG1209	$\pm 0.1$	$\pm 0.6$	$\pm 1$	nA max	
Channel On Leakage $I_D, I_S$ (On)	$\pm 0.02$			nA typ	$V_S = V_D = 1 \text{ V}$ or 10 V, see Figure 33
ADG1208	$\pm 0.2$	$\pm 0.6$	$\pm 1$	nA max	
ADG1209	$\pm 0.2$	$\pm 0.6$	$\pm 1$	nA max	
DIGITAL INPUTS					
Input High Voltage, $V_{INH}$		2.0		V min	
Input Low Voltage, $V_{INL}$		0.8		V max	
Input Current, $I_{INL}$ or $I_{INH}$	$\pm 0.001$		$\pm 0.1$	$\mu\text{A}$ max	$V_{IN} = V_{INL}$ or $V_{INH}$
Digital Input Capacitance, $C_{IN}$	3			$\text{pF}$ typ	
DYNAMIC CHARACTERISTICS <sup>1</sup>					
Transition Time, $t_{TRANSITION}$	100			ns typ	$R_L = 300 \Omega$ , $C_L = 35 \text{ pF}$
	170	210	235		$V_S = 8 \text{ V}$ , see Figure 34
$t_{ON}$ (EN)	90			ns typ	$R_L = 300 \Omega$ , $C_L = 35 \text{ pF}$
	110	140	160		$V_S = 8 \text{ V}$ , see Figure 36
$t_{OFF}$ (EN)	105			ns typ	$R_L = 300 \Omega$ , $C_L = 35 \text{ pF}$
	130	155	175		$V_S = 8 \text{ V}$ , see Figure 36
Break-Before-Make Time Delay, $t_{BBM}$	45		20	ns min	$R_L = 300 \Omega$ , $C_L = 35 \text{ pF}$
					$V_{S1} = V_{S2} = 8 \text{ V}$ , see Figure 35
Charge Injection	-0.2			pC typ	$V_S = 6 \text{ V}$ , $R_S = 0 \Omega$ , $C_L = 1 \text{ nF}$ , see Figure 37
Off Isolation	-85			dB typ	$R_L = 50 \Omega$ , $C_L = 5 \text{ pF}$ , $f = 1 \text{ MHz}$ , see Figure 38
Channel to Channel Crosstalk	-85			dB typ	$R_L = 50 \Omega$ , $C_L = 5 \text{ pF}$ , $f = 1 \text{ MHz}$ , see Figure 40
-3 dB Bandwidth	450			MHz typ	$R_L = 50 \Omega$ , $C_L = 5 \text{ pF}$ , see Figure 39
$C_S$ (Off)	1.2			pF typ	$f = 1 \text{ MHz}$ , $V_S = 6 \text{ V}$
	1.8			pF max	$f = 1 \text{ MHz}$ , $V_S = 6 \text{ V}$
$C_D$ (Off) ADG1208	7.5			pF typ	$f = 1 \text{ MHz}$ , $V_S = 6 \text{ V}$
	9			pF max	$f = 1 \text{ MHz}$ , $V_S = 6 \text{ V}$
$C_D$ (Off) ADG1209	4.5			pF typ	$f = 1 \text{ MHz}$ , $V_S = 6 \text{ V}$
	5.5			pF max	$f = 1 \text{ MHz}$ , $V_S = 6 \text{ V}$
$C_D, C_S$ (On) ADG1208	9			pF typ	$f = 1 \text{ MHz}$ , $V_S = 6 \text{ V}$
	10.5			pF max	$f = 1 \text{ MHz}$ , $V_S = 6 \text{ V}$
$C_D, C_S$ (On) ADG1209	6			pF typ	$f = 1 \text{ MHz}$ , $V_S = 6 \text{ V}$
	7.5			pF max	$f = 1 \text{ MHz}$ , $V_S = 6 \text{ V}$

Parameter	+25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
POWER REQUIREMENTS					
I <sub>DD</sub>	0.002		1.0	µA typ µA max	V <sub>DD</sub> = 13.2 V Digital inputs = 0 V or V <sub>DD</sub>
I <sub>DD</sub>	220		380	µA typ µA max	Digital inputs = 5 V
V <sub>DD</sub>			5/16.5	V min/max	V <sub>SS</sub> = 0 V, GND = 0 V

<sup>1</sup> Guaranteed by design, not subject to production test.

## ABSOLUTE MAXIMUM RATINGS

T<sub>A</sub> = 25°C, unless otherwise noted.

**Table 3.**

Parameter	Rating
V <sub>DD</sub> to V <sub>SS</sub>	35 V
V <sub>DD</sub> to GND	-0.3 V to +25 V
V <sub>SS</sub> to GND	+0.3 V to -25 V
Analog, Digital Inputs <sup>1</sup>	V <sub>SS</sub> – 0.3 V to V <sub>DD</sub> + 0.3 V or 30 mA (whichever occurs first)
Continuous Current, S or D	30 mA
Peak Current, S or D (Pulsed at 1 ms, 10% Duty Cycle Maximum)	100 mA
Operating Temperature Range	
Industrial (Y Version)	-40°C to +125°C
Storage Temperature	-65°C to +150°C
Junction Temperature	150°C
θ <sub>JA</sub> , Thermal Impedance	
TSSOP	112°C/W
LFCSP_WQ	30.4°C/W
SOIC_N	77°C/W
Reflow Soldering Peak Temperature (Pb-Free)	260(+0/-5)°C

<sup>1</sup> Overvoltages at A, EN, S, or D are clamped by internal diodes. Current should be limited to the maximum ratings given.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

### ESD CAUTION



**ESD (electrostatic discharge) sensitive device.** Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

## PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS




Figure 3. ADG1208 16-Lead TSSOP Pin Configuration





Figure 4. ADG1208 16-Lead SOIC Pin Configuration

Table 4. ADG1208 TSSOP and SOIC Pin Function Descriptions

Pin No.	Mnemonic	Description
1	A0	Logic Control Input.
2	EN	Active High Digital Input. When low, the device is disabled and all switches are off. When high, Ax logic inputs determine on switches.
3	V <sub>ss</sub>	Most Negative Power Supply Potential. In single-supply applications, it can be connected to ground.
4	S1	Source Terminal 1. Can be an input or an output.
5	S2	Source Terminal 2. Can be an input or an output.
6	S3	Source Terminal 3. Can be an input or an output.
7	S4	Source Terminal 4. Can be an input or an output.
8	D	Drain Terminal. Can be an input or an output.
9	S8	Source Terminal 8. Can be an input or an output.
10	S7	Source Terminal 7. Can be an input or an output.
11	S6	Source Terminal 6. Can be an input or an output.
12	S5	Source Terminal 5. Can be an input or an output.
13	V <sub>dd</sub>	Most Positive Power Supply Potential.
14	GND	Ground (0 V) Reference.
15	A2	Logic Control Input.
16	A1	Logic Control Input.



1. THE EXPOSED PAD IS CONNECTED INTERNALLY.  
FOR INCREASED RELIABILITY OF THE SOLDER  
JOINTS AND MAXIMUM THERMAL CAPABILITY,  
IT IS RECOMMENDED THAT THE PAD BE  
SOLDERED TO THE SUBSTRATE,  $V_{ss}$ .

05713.004


Figure 5. ADG1208 16-Lead LFCSP\_WQ Pin Configuration

Table 5. ADG1208 LFCSP\_WQ Pin Function Descriptions

Pin No.	Mnemonic	Description
1	$V_{ss}$	Most Negative Power Supply Potential. In single-supply applications, it can be connected to ground.
2	S1	Source Terminal 1. Can be an input or an output.
3	S2	Source Terminal 2. Can be an input or an output.
4	S3	Source Terminal 3. Can be an input or an output.
5	S4	Source Terminal 4. Can be an input or an output.
6	D	Drain Terminal. Can be an input or an output.
7	S8	Source Terminal 8. Can be an input or an output.
8	S7	Source Terminal 7. Can be an input or an output.
9	S6	Source Terminal 6. Can be an input or an output.
10	S5	Source Terminal 5. Can be an input or an output.
11	$V_{dd}$	Most Positive Power Supply Potential.
12	GND	Ground (0 V) Reference.
13	A2	Logic Control Input.
14	A1	Logic Control Input.
15	A0	Logic Control Input.
16	EN	Active High Digital Input. When low, the device is disabled and all switches are off. When high, Ax logic inputs determine on switches.
	EPAD	The exposed pad is connected internally. For increased reliability of the solder joints and maximum thermal capability, it is recommended that the pad be soldered to the substrate, $V_{ss}$ .

Table 6. ADG1208 Truth Table

A2	A1	A0	EN	On Switch
X	X	X	0	None
0	0	0	1	1
0	0	1	1	2
0	1	0	1	3
0	1	1	1	4
1	0	0	1	5
1	0	1	1	6
1	1	0	1	7
1	1	1	1	8

Figure 6. [ADG1209](#) 16-Lead TSSOP Pin ConfigurationTable 7. [ADG1209](#) TSSOP Pin Function Descriptions

Pin No.	Mnemonic	Description
1	A0	Logic Control Input.
2	EN	Active High Digital Input. When low, the device is disabled and all switches are off. When high, Ax logic inputs determine on switches.
3	V <sub>ss</sub>	Most Negative Power Supply Potential. In single-supply applications, it can be connected to ground.
4	S1A	Source Terminal 1A. Can be an input or an output.
5	S2A	Source Terminal 2A. Can be an input or an output.
6	S3A	Source Terminal 3A. Can be an input or an output.
7	S4A	Source Terminal 4A. Can be an input or an output.
8	DA	Drain Terminal A. Can be an input or an output.
9	DB	Drain Terminal B. Can be an input or an output.
10	S4B	Source Terminal 4B. Can be an input or an output.
11	S3B	Source Terminal 3B. Can be an input or an output.
12	S2B	Source Terminal 2B. Can be an input or an output.
13	S1B	Source Terminal 1B. Can be an input or an output.
14	V <sub>dd</sub>	Most Positive Power Supply Potential.
15	GND	Ground (0 V) Reference.
16	A1	Logic Control Input.





Figure 7. ADG1209 16-Lead SOIC Pin Configuration

Table 8. ADG1209 SOIC Pin Function Descriptions

Pin No.	Mnemonic	Description
1	A0	Logic Control Input.
2	EN	Active High Digital Input. When low, the device is disabled and all switches are off. When high, Ax logic inputs determine on switches.
3	V <sub>ss</sub>	Most Negative Power Supply Potential. In single-supply applications, it can be connected to ground.
4	S1A	Source Terminal 1A. Can be an input or an output.
5	S2A	Source Terminal 2A. Can be an input or an output.
6	S3A	Source Terminal 3A. Can be an input or an output.
7	S4A	Source Terminal 4A. Can be an input or an output.
8	DA	Drain Terminal A. Can be an input or an output.
9	DB	Drain Terminal B. Can be an input or an output.
10	S4B	Source Terminal 4B. Can be an input or an output.
11	S3B	Source Terminal 3B. Can be an input or an output.
12	S2B	Source Terminal 2B. Can be an input or an output.
13	S1B	Source Terminal 1B. Can be an input or an output.
14	V <sub>DD</sub>	Most Positive Power Supply Potential.
15	GND	Ground (0 V) Reference.
16	A1	Logic Control Input.



1. THE EXPOSED PAD IS CONNECTED INTERNALLY.  
FOR INCREASED RELIABILITY OF THE SOLDER  
JOINTS AND MAXIMUM THERMAL CAPABILITY,  
IT IS RECOMMENDED THAT THE PAD BE  
SOLDERED TO THE SUBSTRATE,  $V_{SS}$ .

Figure 8. ADG1209 16-Lead LFCSP\_WQ Pin Configuration



Table 9. ADG1209 LFCSP\_WQ Pin Function Descriptions

Pin No.	Mnemonic	Description
1	$V_{SS}$	Most Negative Power Supply Potential. In single-supply applications, it can be connected to ground.
2	S1A	Source Terminal 1A. Can be an input or an output.
3	S2A	Source Terminal 2A. Can be an input or an output.
4	S3A	Source Terminal 3A. Can be an input or an output.
5	S4A	Source Terminal 4A. Can be an input or an output.
6	DA	Drain Terminal A. Can be an input or an output.
7	DB	Drain Terminal B. Can be an input or an output.
8	S4B	Source Terminal 4B. Can be an input or an output.
9	S3B	Source Terminal 3B. Can be an input or an output.
10	S2B	Source Terminal 2B. Can be an input or an output.
11	S1B	Source Terminal 1B. Can be an input or an output.
12	$V_{DD}$	Most Positive Power Supply Potential.
13	GND	Ground (0 V) Reference.
14	A1	Logic Control Input.
15	A0	Logic Control Input.
16	EN	Active High Digital Input. When low, the device is disabled and all switches are off. When high, Ax logic inputs determine on switches.
	EPAD	The exposed pad is connected internally. For increased reliability of the solder joints and maximum thermal capability, it is recommended that the pad be soldered to the substrate, $V_{SS}$ .



Table 10. ADG1209 Truth Table

A1	A0	EN	On Switch Pair
X	X	0	None
0	0	1	1
0	1	1	2
1	0	1	3
1	1	1	4



## TYPICAL PERFORMANCE CHARACTERISTICS



05713-033



05713-034



05713-037




Figure 15. ADG1208 Leakage Currents as a Function of Temperature, Single Supply




Figure 18. Drain-to-Source Charge Injection vs. Source Voltage




Figure 16.  $I_{DD}$  vs. Logic Level




Figure 19.  $t_{on}/t_{off}$  Times vs. Temperature




Figure 17. Source-to-Drain Charge Injection vs. Source Voltage







Figure 20. Off Isolation vs. Frequency




05713-042




05713-053




05713-054



05713-036



05713-043



05713-045





Figure 27. ADG1208 Capacitance vs. Source Voltage,  $\pm 5$  V Dual Supply

Figure 29. ADG1209 Capacitance vs. Source Voltage, 12 V Single Supply

Figure 28. ADG1209 Capacitance vs. Source Voltage,  $\pm 15$  V Dual SupplyFigure 30. ADG1209 Capacitance vs. Source Voltage,  $\pm 5$  V Dual Supply

## TERMINOLOGY

**R<sub>ON</sub>**

Ohmic resistance between D and S.

**ΔR<sub>ON</sub>**

Difference between the R<sub>ON</sub> of any two channels.

**I<sub>S</sub> (Off)**

Source leakage current when the switch is off.

**I<sub>D</sub> (Off)**

Drain leakage current when the switch is off.

**I<sub>D</sub>, I<sub>S</sub> (On)**

Channel leakage current when the switch is on.

**V<sub>D</sub> (V<sub>S</sub>)**

Analog voltage on Terminal D, Terminal S.

**C<sub>S</sub> (Off)**

Channel input capacitance for off condition.

**C<sub>D</sub> (Off)**

Channel output capacitance for off condition.

**C<sub>D</sub>, C<sub>S</sub> (On)**

On switch capacitance.

**C<sub>IN</sub>**

Digital input capacitance.

**t<sub>ON</sub> (EN)**

Delay time between the 50% and 90% points of the digital input and switch on condition.

**t<sub>OFF</sub> (EN)**

Delay time between the 50% and 90% points of the digital input and switch off condition.

**t<sub>TRANSITION</sub>**

Delay time between the 50% and 90% points of the digital inputs and the switch on condition when switching from one address state to another.

**T<sub>BBM</sub>**

Off time measured between the 80% point of both switches when switching from one address state to another.

**V<sub>INL</sub>**

Maximum input voltage for Logic 0.

**V<sub>INH</sub>**

Minimum input voltage for Logic 1.

**I<sub>INL</sub> (I<sub>INH</sub>)**

Input current of the digital input.

**I<sub>DD</sub>**

Positive supply current.

**I<sub>SS</sub>**

Negative supply current.

**Off Isolation**

A measure of unwanted signal coupling through an off channel.

**Charge Injection**

A measure of the glitch impulse transferred from the digital input to the analog output during switching.

**Bandwidth**

The frequency at which the output is attenuated by 3 dB.

**On Response**

The frequency response of the on switch.

**Total Harmonic Distortion + Noise (THD + N)**

The ratio of the harmonic amplitude plus noise of the signal to the fundamental.

## TEST CIRCUITS




Figure 31. On Resistance




Figure 32. Off Leakage










Figure 33. On Leakage

Figure 34. Address to Output Switching Times,  $t_{TRANSITION}$ Figure 35. Break-Before-Make Delay,  $t_{BBM}$

<sup>1</sup>SIMILAR CONNECTION FOR ADG1209.

05713-024

Figure 36. Enable Delay,  $t_{ON}(EN)$ ,  $t_{OFF}(EN)$ <sup>1</sup>SIMILAR CONNECTION FOR ADG1209.

05713-025

Figure 37. Charge Injection




Figure 38. Off Isolation




Figure 40. Channel to Channel Crosstalk




Figure 39. Bandwidth





Figure 41. THD + Noise


## OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MO-153-AB

Figure 42. 16-Lead Thin Shrink Small Outline Package [TSSOP]  
(RU-16)


Dimensions shown in millimeters



COMPLIANT TO JEDEC STANDARDS MO-220-WGGC.

Figure 43. 16-Lead Lead Frame Chip Scale Package [LFCSP\_WQ]  
4 mm × 4 mm Body, Very Very Thin Quad  
(CP-16-23)

Dimensions shown in millimeters



COMPLIANT TO JEDEC STANDARDS MS-012-AC

CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS  
(IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR  
REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

111988A

060606-A

Figure 44. 16-Lead Standard Small Outline Package [SOIC\_N]  
Narrow Body (R-16)

Dimensions shown in millimeters and (inches)

## ORDERING GUIDE

Model <sup>1</sup>	Temperature Range	Package Description	Package Option
ADG1208YRUZ	−40°C to +125°C	16-Lead Thin Shrink Small Outline Package [TSSOP]	RU-16
ADG1208YRUZ-REEL7	−40°C to +125°C	16-Lead Thin Shrink Small Outline Package [TSSOP]	RU-16
ADG1208YCPZ-REEL	−40°C to +125°C	16-Lead Lead Frame Chip Scale Package [LFCSP_WQ]	CP-16-23
ADG1208YCPZ-REEL7	−40°C to +125°C	16-Lead Lead Frame Chip Scale Package [LFCSP_WQ]	CP-16-23
ADG1208YRZ	−40°C to +125°C	16-Lead Narrow Body Small Outline Package [SOIC_N]	R-16
ADG1208YRZ-REEL7	−40°C to +125°C	16-Lead Narrow Body Small Outline Package [SOIC_N]	R-16
ADG1209YRUZ	−40°C to +125°C	16-Lead Thin Shrink Small Outline Package [TSSOP]	RU-16
ADG1209YRUZ-REEL7	−40°C to +125°C	16-Lead Thin Shrink Small Outline Package [TSSOP]	RU-16
ADG1209YCPZ-REEL7	−40°C to +125°C	16-Lead Lead Frame Chip Scale Package [LFCSP_WQ]	CP-16-23
ADG1209YRZ	−40°C to +125°C	16-Lead Narrow Body Small Outline Package [SOIC_N]	R-16
ADG1209YRZ-REEL7	−40°C to +125°C	16-Lead Narrow Body Small Outline Package [SOIC_N]	R-16

<sup>1</sup> Z = RoHS Compliant Part.