AUTOMOTIVE GRADE

Features

- Advanced Process Technology
- New Ultra Low On-Resistance
- 175°C Operating Temperature
- Fast Switching
- Repetitive Avalanche Allowed up to Tjmax
- Lead-Free, RoHS Compliant
- Automotive Qualified *

Description


Specifically designed for Automotive applications, this HEXFET® Power MOSFET utilizes the latest processing techniques to achieve extremely low on-resistance per silicon area. Additional features of this design are a 175°C junction operating temperature, fast switching speed and improved repetitive avalanche rating. These features combine to make this design an extremely efficient and reliable device for use in Automotive applications and wide variety of other applications.


Applications

- Electric Power Steering (EPS)
- Battery Switch
- Start/Stop Micro Hybrid
- Heavy Loads
- DC-DC Converter

HEXFET® Power MOSFET

V _{DSS}		40V
R _{DS(on)}	typ.	1.65m $Ω$
	max.	1.98m $Ω$
I _{D (Silicon}	n Limited)	211A①
I _{D (Packaç}	ge Limited)	100A





G	D	S
Gate	Drain	Source

Page next number	Dookses Type	Standard Pacl	Complete Port Number	
Base part number	Package Type	Form	Quantity	Complete Part Number
ALUDEDO (OF	DPak	Tube	75	AUIRFR8405
		Tape and Reel	2000	AUIRFR8405TR
AUIRFR8405		Tape and Reel Left	3000	AUIRFR8405TRL
		Tape and Reel Right	3000	AUIRFR8405TRR
AUIRFU8405	IPak	Tube	75	AUIRFU8405

Absolute Maximum Ratings

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only; and functional operation of the device at these or any other condition beyond those indicated in the specifications is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. The thermal resistance and power dissipation ratings are measured under board mounted and still air conditions. Ambient temperature (T_A) is $25^{\circ}C$, unless otherwise specified.

Symbol	Parameter	Max.	Units
$I_D @ T_C = 25^{\circ}C$	Continuous Drain Current, V _{GS} @ 10V (Silicon Limited)	211①	
$I_D @ T_C = 100^{\circ}C$	Continuous Drain Current, V _{GS} @ 10V (Silicon Limited)	150①	•
I _D @ T _C = 25°C	Continuous Drain Current, V _{GS} @ 10V (Package Limited)	100	Α
I _{DM}	Pulsed Drain Current ②	804®	
P _D @T _C = 25°C	Maximum Power Dissipation	163	W
	Linear Derating Factor	1.1	W/°C
V _{GS}	Gate-to-Source Voltage	± 20	V
T_J	Operating Junction and	-55 to + 175	
T _{STG}	Storage Temperature Range		°C
	Soldering Temperature, for 10 seconds (1.6mm from case)	300	

Avalanche Characteristics

E _{AS (Thermally limited)}	Single Pulse Avalanche Energy ③	208	m l
E _{AS (tested)}	Single Pulse Avalanche Energy Tested Value 3	256	mJ
I _{AR}	Avalanche Current ②	See Fig. 14, 15, 24a, 24b	Α
E _{AR}	Repetitive Avalanche Energy ②		mJ

Thermal Resistance

Symbol	Parameter	Тур.	Max.	Units
$R_{\theta JC}$	Junction-to-Case 9 ®		0.92	
$R_{\theta JA}$	Junction-to-Ambient (PCB Mount) ®		50	°C/W
$R_{\theta JA}$	Junction-to-Ambient		110	

 $\label{eq:hexpectation} HEXFET^{\scriptsize \textcircled{\$}} is a registered trademark of International \, Rectifier.$



Static @ T_J = 25°C (unless otherwise specified)

Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions
$V_{(BR)DSS}$	Drain-to-Source Breakdown Voltage	40			٧	$V_{GS} = 0V, I_D = 250\mu A$
$\Delta V_{(BR)DSS}/\Delta T_{J}$	Breakdown Voltage Temp. Coefficient		0.03		V/°C	Reference to 25°C, I _D = 5mA②
R _{DS(on)}	Static Drain-to-Source On-Resistance		1.65	1.98	mΩ	V _{GS} = 10V, I _D = 90A** ⑤
$V_{GS(th)}$	Gate Threshold Voltage	2.2	3.0	3.9	V	$V_{DS} = V_{GS}$, $I_D = 100\mu A$
I _{DSS}	Drain-to-Source Leakage Current			1.0		$V_{DS} = 40V, V_{GS} = 0V$
				150	μΑ	$V_{DS} = 40V, V_{GS} = 0V, T_{J} = 125^{\circ}C$
I _{GSS}	Gate-to-Source Forward Leakage			100	^	V _{GS} = 20V
	Gate-to-Source Reverse Leakage			-100	nA	V _{GS} = -20V
R_G	Internal Gate Resistance		2.3		Ω	

Dynamic @ T_J = 25°C (unless otherwise specified)

<u> </u>	1) = 20 0 (dilicos otriciwise specifica)					
Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions
gfs	Forward Transconductance	294			S	$V_{DS} = 10V, I_D = 90A^{**}$
Q_q	Total Gate Charge		103	155		I _D = 90A **
Q_{gs}	Gate-to-Source Charge		26		nC	V _{DS} =20V
Q_{gd}	Gate-to-Drain ("Miller") Charge		38		l IIC	V _{GS} = 10V ⑤
Q _{sync}	Total Gate Charge Sync. (Q _g - Q _{gd})		65			$I_D = 90A^{**}, V_{DS} = 0V, V_{GS} = 10V$
t _{d(on)}	Turn-On Delay Time		12			$V_{DD} = 26V$
t _r	Rise Time		80			I _D = 90A**
t _{d(off)}	Turn-Off Delay Time		51		ns	$R_G = 2.7\Omega$
t _f	Fall Time		51			V _{GS} = 10V ⑤
C _{iss}	Input Capacitance		5171			$V_{GS} = 0V$
C _{oss}	Output Capacitance		770			$V_{DS} = 25V$
C _{rss}	Reverse Transfer Capacitance		523		рF	f = 1.0 MHz, See Fig. 5
C _{oss} eff. (ER)	Effective Output Capacitance (Energy Related)		939			$V_{GS} = 0V$, $V_{DS} = 0V$ to 32V \bigcirc , See Fig. 11
C _{oss} eff. (TR)	Effective Output Capacitance (Time Related)		1054			V _{GS} = 0V, V _{DS} = 0V to 32V ®

Diode Characteristics

Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions
Is	Continuous Source Current			211①		MOSFET symbol
	(Body Diode)			2110		showing the
I _{SM}	Pulsed Source Current			804®		integral reverse
	(Body Diode) ②			004®		p-n junction diode.
V_{SD}	Diode Forward Voltage		0.9	1.3	V	$T_J = 25^{\circ}C, I_S = 90A^{**}, V_{GS} = 0V$ §
dv/dt	Peak Diode Recovery ③		2.1		V/ns	$T_J = 175^{\circ}C, I_S = 90A^{**}, V_{DS} = 40V$
t _{rr}	Reverse Recovery Time		28		20	$T_J = 25^{\circ}C$ $V_R = 34V$,
			29		ns	$T_J = 125^{\circ}C$ $I_F = 90A^{**}$
Q _{rr}	Reverse Recovery Charge		19		2	$T_J = 25^{\circ}C$ di/dt = 100A/ μ s \odot
			20		nC	$T_J = 125^{\circ}C$
I _{RRM}	Reverse Recovery Current		1.1		Α	$T_J = 25^{\circ}C$

Notes:

- Calculated continuous current based on maximum allowable junction temperature. Bond wire current limit is 100A by source bonding technology. Note that current limitations arising from heating of the device leads may occur with some lead mounting arrangements. (Refer to AN-1140)
- ② Repetitive rating; pulse width limited by max. junction temperature.
- ® Limited by T_{Jmax} , starting T_J = 25°C, L = 0.051mH, R_G = 50 Ω , I_{AS} = 90A, V_{GS} =10V. Part not recommended for use above this value.
- \P I_{SD} \leq 90A, di/dt \leq 1304A/ μ s, V_{DD} \leq V_{(BR)DSS}, T_J \leq 175°C.
- ⑤ Pulse width $\leq 400\mu s$; duty cycle $\leq 2\%$.

- $\ \ \,$ C $_{oss}$ eff. (TR) is a fixed capacitance that gives the same charging time as C $_{oss}$ while V $_{DS}$ is rising from 0 to 80% V $_{DSS}.$
- When mounted on 1" square PCB (FR-4 or G-10 Material). For recommended footprint and soldering techniques refer to application note #AN-994.
- 1 Pulse drain current is limited by source bonding technology.
- ** All AC and DC test condition based on old Package limitation current = 90A.






Fig 1. Typical Output Characteristics




Fig 3. Typical Transfer Characteristics




Fig 5. Typical Capacitance vs. Drain-to-Source Voltage




Fig 2. Typical Output Characteristics




Fig 4. Normalized On-Resistance vs. Temperature




Fig 6. Typical Gate Charge vs. Gate-to-Source Voltage






Fig 7. Typical Source-Drain Diode Forward Voltage





Fig 9. Maximum Drain Current vs. Case Temperature



 $\label{eq:VDS} V_{DS,} \mbox{ Drain-to-Source Voltage (V)} \\ \mbox{ Fig 11. Typical C_{OSS} Stored Energy}$




Fig 8. Maximum Safe Operating Area




Fig 10. Drain-to-Source Breakdown Voltage




Fig 12. Maximum Avalanche Energy vs. DrainCurrent






Fig 13. Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig 14. Typical Avalanche Current vs. Pulsewidth




Fig 15. Maximum Avalanche Energy vs. Temperature

Notes on Repetitive Avalanche Curves, Figures 14, 15 (For further info, see AN-1005 at www.irf.com)

- 1. Avalanche failures assumption: Purely a thermal phenomenon and failure occurs at a temperature far in
- excess of $T_{\mbox{\scriptsize jmax}}.$ This is validated for every part type. Safe operation in Avalanche is allowed as long asT_{jmax} is not exceeded.
- 3. Equation below based on circuit and waveforms shown in Figures 24a, 24b.
- 4. P_{D (ave)} = Average power dissipation per single avalanche pulse.
- 5. BV = Rated breakdown voltage (1.3 factor accounts for voltage increase during avalanche).
- 6. I_{av} = Allowable avalanche current.
- 7. ΔT = Allowable rise in junction temperature, not to exceed T_{jmax} (assumed as 25°C in Figure 14, 15).
 - t_{av} = Average time in avalanche.
 - $D = Duty cycle in avalanche = t_{av} \cdot f$

 $Z_{thJC}(D, t_{av})$ = Transient thermal resistance, see Figures 13)

$$\begin{split} P_{D \; (ave)} &= 1/2 \; (\; 1.3 \cdot \text{BV} \cdot \text{I}_{av}) = \triangle \text{T/} \; Z_{thJC} \\ I_{av} &= 2\triangle \text{T/} \; [1.3 \cdot \text{BV} \cdot \text{Z}_{th}] \\ E_{AS \; (AR)} &= P_{D \; (ave)} \cdot t_{av} \end{split}$$






Fig 16. On-Resistance vs. Gate Voltage




Fig. 18 - Typical Recovery Current vs. dif/dt




Fig. 20 - Typical Recovery Current vs. dif/dt




Fig 17. Threshold Voltage vs. Temperature




Fig. 19 - Typical Stored Charge vs. di_f/dt




Fig. 21 - Typical Stored Charge vs. dif/dt






Fig 22. Typical On-Resistance vs. Drain Current






Fig 23. Peak Diode Recovery dv/dt Test Circuit for N-Channel HEXFET® Power MOSFETs




Fig 24a. Unclamped Inductive Test




Fig 25a. Switching Time Test Circuit




Fig 26a. Gate Charge Test Circuit




Fig 24b. Unclamped Inductive Waveforms




Fig 25b. Switching Time Waveforms






Fig 26b. Gate Charge Waveform




-Pak (TO-252AA) Package Outline

Dimensions are shown in millimeters (inches)







- 1.- DIMENSIONING AND TOLERANCING PER ASME Y14,5M-1994
- 2.- DIMENSION ARE SHOWN IN INCHES [MILLIMETERS].
- ____ LEAD DIMENSION UNCONTROLLED IN L5.
- A- DIMENSION D1, E1, L3 & b3 ESTABLISH A MINIMUM MOUNTING SURFACE FOR THERMAL PAD.
- 5.- SECTION C-C DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN .005 AND 0.10 [0.13 AND 0.25] FROM THE LEAD TIP.
- ⚠ DIMENSION D & E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED .006 [0.15] PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTMOST EXTREMES OF THE PLASTIC BODY,
- A- DIMENSION 61 & c1 APPLIED TO BASE METAL ONLY.
- A- DATUM A & B TO BE DETERMINED AT DATUM PLANE H.
- 9.- OUTLINE CONFORMS TO JEDEC OUTLINE TO-252AA.

S	DIMENSIONS				
M B	MILLIM	ETERS	INC	HES	O T
0 L	MIN.	MAX.	MIN.	MAX,	E S
Α	2.18	2.39	.086	.094	
A1	-	0.13	-	.005	
b	0.64	0.89	.025	.035	
b1	0.64	0.79	.025	.031	7
b2	0.76	1,14	.030	.045	
b3	4,95	5.46	.195	.215	4
С	0,46	0.61	.018	.024	
c1	0.41	0.56	.016	.022	7
c2	0.46	0.89	.018	.035	
D	5,97	6,22	.235	.245	6
D1	5.21	-	.205	-	4
E	6.35	6.73	.250	.265	6
E1	4.32	-	.170	_	4
е	2,29	BSC	.090	BSC	
Н	9.40	10.41	.370	.410	
L	1.40	1,78	.055	.070	
L1	2.74	BSC	.108	REF.	
L2	0,51	BSC	.020	BSC	
L3	0.89	1.27	.035	.050	4
L4	-	1.02	-	.040	
L5	1,14	1.52	.045	.060	3
ø	0"	10"	0"	10"	
ø1	0*	15°	0,	15°	
ø2	25*	35°	25"	35*	

LEAD ASSIGNMENTS


HEXFET

- 1.- GATE
- 2.- DRAIN 3 - SOURCE
- 4.- DRAIN

IGBT & CoPAK

- 1.- GATE
- 2.- COLLECTOR 3.- EMITTER
- 4.- COLLECTOR


D-Pak (TO-252AA) Part Marking Information




Note: For the most current drawing please refer to IR website at http://www.irf.com/package/



I-Pak (TO-251AA) Package Outline (Dimensions are shown in millimeters (inches)





NOTES:

- 1.- DIMENSIONING AND TOLERANCING PER ASME Y14,5M-1994
- 2.- DIMENSION ARE SHOWN IN INCHES [MILLIMETERS].
- ⚠ DIMENSION D & E DO NOT INCLUDE MOLD FLASH, MOLD FLASH SHALL NOT EXCEED .005 [0.13] PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTMOST EXTREMES OF THE PLASTIC BODY.
- A- THERMAL PAD CONTOUR OPTION WITHIN DIMENSION 64, L2, E1 & D1.
- A- LEAD DIMENSION UNCONTROLLED IN L3.
- A- DIMENSION 61, 63 & c1 APPLY TO BASE METAL ONLY.
- 7.- OUTLINE CONFORMS TO JEDEC OUTLINE TO-251AA (Date 06/02).
- 8.- CONTROLLING DIMENSION : INCHES.


S Y M		N			
В	MILLIM	ETERS	INC	HES	0
0 L	MIN.	MAX,	MIN.	MAX.	E S
Α	2.18	2.39	.086	.094	
A1	0.89	1,14	.035	.045	
b	0.64	0.89	.025	.035	
ь1	0.65	0.79	.025	.031	6
b2	0.76	1,14	.030	.045	
b3	0.76	1.04	.030	.041	6
b4	4.95	5.46	.195	.215	4
С	0.46	0.61	.018	.024	
c1	0.41	0.56	.016	.022	6
c2	0,46	0.89	.018	.035	
D	5.97	6.22	.235	.245	3
D1	5.21	-	.205	_	4
E	6,35	6,73	,250	.265	3
E1	4,32	-	.170	_	4
е	2.29	BSC	.090	BSC	
L	8.89	9.65	.350	.380	
L1	1.91	2.29	.045	.090	
L2	0.89	1.27	.035	.050	4
L3	0.89	1.52	.035	.060	5
ø1	0,	15*	0*	15*	
ø2	25°	35*	25"	35*	

LEAD ASSIGNMENTS

HEXFET

- I.- GATE
- 2.- DRAIN 3.- SOURCE
- J.- SOUR

I-Pak (TO-251AA) Part Marking Information





Note: For the most current drawing please refer to IR website at http://www.irf.com/package/



D-Pak (TO-252AA) Tape & Reel Information


Dimensions are shown in millimeters (inches)





NOTES:

- 1. CONTROLLING DIMENSION: MILLIMETER.
- 2. ALL DIMENSIONS ARE SHOWN IN MILLIMETERS (INCHES).
- 3. OUTLINE CONFORMS TO EIA-481 & EIA-541.



NOTES:

1. OUTLINE CONFORMS TO EIA-481.

Note: For the most current drawing please refer to IR website at http://www.irf.com/package/



Qualification Information[†]

	1 IIIIOIIIIauoii							
		Automotive						
		(per AEC-Q101)						
Qualification Level Comments: This part number(s) passed Au qualification. IR's Industrial and Consumer qualification is granted by extension of the higher Automotive level				ification level				
		3L-D-PAK		MSL1				
Moisture Sens	ilivity Level	I-PAK		N/A	4			
	Machine Model	Class M3 (+/- 400) ^{††}						
		AEC-Q101-002						
	Human Body Model	Class H1C (+/- 2000) ^{††}						
ESD			AE	C-Q101-001				
	Charged Device Model	Class C5 (+/- 2000) ^{††}						
		AEC-Q101-005						
RoHS Complia	nt	Yes						

[†] Qualification standards can be found at International Rectifier's web site: http://www.irf.com/

^{††} Highest passing voltage.



IMPORTANT NOTICE

Unless specifically designated for the automotive market, International Rectifier Corporation and its subsidiaries (IR) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or services without notice. Part numbers designated with the "AU" prefix follow automotive industry and / or customer specific requirements with regards to product discontinuance and process change notification. All products are sold subject to IR's terms and conditions of sale supplied at the time of order acknowledgment.

IR warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with IR's standard warranty. Testing and other quality control techniques are used to the extent IR deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

IR assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using IR components. To minimize the risks with customer products and applications, customers should provide adequate design and operating safeguards.

Reproduction of IR information in IR data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alterations is an unfair and deceptive business practice. IR is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of IR products or serviced with statements different from or beyond the parameters stated by IR for that product or service voids all express and any implied warranties for the associated IR product or service and is an unfair and deceptive business practice. IR is not responsible or liable for any such statements.

IR products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or in other applications intended to support or sustain life, or in any other application in which the failure of the IR product could create a situation where personal injury or death may occur. Should Buyer purchase or use IR products for any such unintended or unauthorized application, Buyer shall indemnify and hold International Rectifier and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that IR was negligent regarding the design or manufacture of the product.

Only products certified as military grade by the Defense Logistics Agency (DLA) of the US Department of Defense, are designed and manufactured to meet DLA military specifications required by certain military, aerospace or other applications. Buyers acknowledge and agree that any use of IR products not certified by DLA as military-grade, in applications requiring military grade products, is solely at the Buyer's own risk and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

IR products are neither designed nor intended for use in automotive applications or environments unless the specific IR products are designated by IR as compliant with ISO/TS 16949 requirements and bear a part number including the designation "AU". Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, IR will not be responsible for any failure to meet such requirements.

For technical support, please contact IR's Technical Assistance Center

http://www.irf.com/technical-info/

WORLD HEADQUARTERS:

101 N. Sepulveda Blvd., El Segundo, California 90245

Tel: (310) 252-7105



Revision History

Date	Comments
10/17/2014	Corrected label on SOA curve Fig 8 on page 4.
	Updated Package outline on page 9 & 10