#### **AUTOMOTIVE GRADE**


#### **Features**

- · Optimized for Logic Level Drive
- Advanced Process Technology
- Ultra Low On-Resistance
- · Logic Level Gate Drive
- 175°C Operating Temperature
- Fast Switching
- · Repetitive Avalanche Allowed up to Tjmax
- Lead-Free, RoHS Compliant
- Automotive Qualified \*


### **Description**

Specifically designed for Automotive applications, this HEXFET® Power MOSFET utilizes the latest processing techniques to achieve extremely low on-resistance per silicon area. Additional features of this design are a 175°C junction operating temperature, fast switching speed and improved repetitive avalanche rating. These features combine to make this design an extremely efficient and reliable device for use in Automotive applications and a wide variety of other applications.

## HEXFET® Power MOSFET



V <sub>DSS</sub>		100V
$R_{DS(on)}$	typ.	$\mathbf{3.2m}\Omega$
	max.	3.9m $Ω$
I <sub>D</sub>		190A



G	D	s
Gate	Drain	Source

Door Dout November	Deelsone True	Standard Pac	k	Orderable Part Number	
Base Part Number	Package Type	Form	Quantity		
		Tube	50	AUIRLS4030-7P	
AUIRLS4030-7P	D2Pak 7 Pin	Tape and Reel Left	800	AUIRLS4030-7TRL	
		Tape and Reel Right	800	AUIRLS4030-7TRR	

### **Absolute Maximum Ratings**

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only; and functional operation of the device at these or any other condition beyond those indicated in the specifications is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. The thermal resistance and power dissipation ratings are measured under board mounted and still air conditions. Ambient temperature  $(T_A)$  is  $25^{\circ}$ C, unless otherwise specified.

	Parameter	Max.	Units	
I <sub>D</sub> @ T <sub>C</sub> = 25°C	Continuous Drain Current, V <sub>GS</sub> @ 10V	190		
I <sub>D</sub> @ T <sub>C</sub> = 100°C	Continuous Drain Current, V <sub>GS</sub> @ 10V	130	Α	
I <sub>DM</sub>	Pulsed Drain Current ①	750		
P <sub>D</sub> @T <sub>C</sub> = 25°C	Maximum Power Dissipation	370	W	
	Linear Derating Factor	2.5	W/°C	
V <sub>GS</sub>	Gate-to-Source Voltage	± 16	V	
E <sub>AS</sub>	Single Pulse Avalanche Energy (Thermally limited) ∅	320	mJ	
I <sub>AR</sub>	Avalanche Current ①	See Fig. 14, 15, 22a, 22b	Α	
E <sub>AR</sub>	Repetitive Avalanche Energy ④		mJ	
dv/dt	Peak Diode Recovery ③	13	V/ns	
T <sub>J</sub>	Operating Junction and	-55 to + 175		
T <sub>STG</sub>	Storage Temperature Range		-°C	
	Soldering Temperature, for 10 seconds	300		
	(1.6mm from case)			
	Mounting torque, 6-32 or M3 screw	10lbf· in (1.1N· m)		

#### **Thermal Resistance**

	Parameter	Тур.	Max.	Units
$R_{e,C}$	Junction-to-Case ® ®		0.40	2004
Reia	Junction-to-Ambient (PCB Mount) ⑦		40	°C/W

HEXFET® is a registered trademark of International Rectifier.

<sup>\*</sup>Qualification standards can be found at http://www.irf.com/



## Static Electrical Characteristics @ T<sub>J</sub> = 25°C (unless otherwise specified)

	Parameter	Min.	Тур.	Max.	Units	Conditions
$V_{(BR)DSS}$	Drain-to-Source Breakdown Voltage	100			V	$V_{GS} = 0V, I_D = 250\mu A$
$\Delta V_{(BR)DSS}/\Delta T_{J}$	Breakdown Voltage Temp. Coefficient		0.10		V/°C	Reference to 25°C, I <sub>D</sub> = 5mA <sup>①</sup>
R <sub>DS(on)</sub>	Static Drain-to-Source On-Resistance		3.2	3.9	mΩ	$V_{GS} = 10V, I_D = 110A \oplus$
			3.3	4.1		$V_{GS} = 4.5V, I_D = 94A \oplus$
$V_{GS(th)}$	Gate Threshold Voltage	1.0		2.5	V	$V_{DS} = V_{GS}$ , $I_D = 250\mu A$
gfs	Forward Transconductance	250			S	$V_{DS} = 25V, I_{D} = 110A$
I <sub>DSS</sub>	Drain-to-Source Leakage Current			20	μΑ	$V_{DS} = 100V, V_{GS} = 0V$
				250		$V_{DS} = 100V, V_{GS} = 0V, T_{J} = 125^{\circ}C$
I <sub>GSS</sub>	Gate-to-Source Forward Leakage			100	nA	V <sub>GS</sub> = 16V
	Gate-to-Source Reverse Leakage			-100		$V_{GS} = -16V$
R <sub>G(int)</sub>	Internal Gate Resistance		2.0		Ω	

### Dynamic Electrical Characteristics @ T<sub>J</sub> = 25°C (unless otherwise specified)

•	Parameter	Min.	Тур.	Max.	Units	Conditions
$Q_g$	Total Gate Charge		93	140	nC	I <sub>D</sub> = 110A
$Q_{gs}$	Gate-to-Source Charge		27			$V_{DS} = 50V$
$Q_{gd}$	Gate-to-Drain ("Miller") Charge		43			V <sub>GS</sub> = 4.5V ④
Q <sub>sync</sub>	Total Gate Charge Sync. (Q <sub>g</sub> - Q <sub>gd</sub> )		50			$I_D = 110A$ , $V_{DS} = 0V$ , $V_{GS} = 4.5V$
t <sub>d(on)</sub>	Turn-On Delay Time		53		ns	$V_{DD} = 65V$
r	Rise Time		160			I <sub>D</sub> = 110A
t <sub>d(off)</sub>	Turn-Off Delay Time		110			$R_G = 2.7\Omega$
t <sub>f</sub>	Fall Time		87			V <sub>GS</sub> = 4.5V ④
C <sub>iss</sub>	Input Capacitance		11490			$V_{GS} = 0V$
C <sub>oss</sub>	Output Capacitance		680			$V_{DS} = 50V$
C <sub>rss</sub>	Reverse Transfer Capacitance		300		pF	f = 1.0MHz
C <sub>oss</sub> eff. (ER)	Effective Output Capacitance (Energy Related)		760			V <sub>GS</sub> = 0V, V <sub>DS</sub> = 0V to 80V ©
C <sub>oss</sub> eff. (TR)	Effective Output Capacitance (Time Related)		1170			$V_{GS} = 0V$ , $V_{DS} = 0V$ to $80V$ $\bigcirc$

### **Diode Characteristics**

	Parameter	Min.	Тур.	Max.	Units	Conditions
I <sub>S</sub>	Continuous Source Current			190	Α	MOSFET symbol
	(Body Diode)					showing the
I <sub>SM</sub>	Pulsed Source Current			750		integral reverse
	(Body Diode) ①					p-n junction diode.
$V_{SD}$	Diode Forward Voltage			1.3	V	$T_J = 25^{\circ}C, I_S = 110A, V_{GS} = 0V $ ④
t <sub>rr</sub>	Reverse Recovery Time		53		ns	$T_J = 25^{\circ}C$ $V_R = 85V$ ,
			63			$T_{J} = 125^{\circ}C$ $I_{F} = 110A$
$Q_{rr}$	Reverse Recovery Charge		99		nC	$T_J = 25^{\circ}C$ di/dt = 100A/ $\mu$ s @
			155			$T_J = 125^{\circ}C$
I <sub>RRM</sub>	Reverse Recovery Current		3.3		Α	$T_J = 25^{\circ}C$
t <sub>on</sub>	Forward Turn-On Time	Intrins	ic turn-	on time	is neg	igible (turn-on is dominated by LS+LD)

#### Notes:

- ① Repetitive rating; pulse width limited by max. junction temperature.
- ② Limited by  $T_{Jmax}$ , starting  $T_J$  = 25°C, L = 0.05mH  $R_G$  = 25 $\Omega$ ,  $I_{AS}$  = 110A,  $V_{GS}$  =10V. Part not recommended for use above this value .
- $\label{eq:local_local_local} \mbox{ } \mbox{ } \mbox{I}_{SD} \leq \mbox{110A}, \mbox{ } \mbox{di/dt} \leq \mbox{1520A/}\mu\mbox{s}, \mbox{ } \mbox{V}_{DD} \leq \mbox{V}_{(BR)DSS}, \mbox{ } \mbox{T}_{J} \leq \mbox{175}^{\circ}\mbox{C}.$
- 4 Pulse width  $\leq$  400 $\mu$ s; duty cycle  $\leq$  2%.

- $\ \, \ \,$  C  $_{\rm oss}$  eff. (ER) is a fixed capacitance that gives the same energy as C  $_{\rm oss}$  while V  $_{\rm DS}$  is rising from 0 to 80% V  $_{\rm DSS}.$
- When mounted on 1" square PCB (FR-4 or G-10 Material). For recommended footprint and soldering techniques refer to application note #AN-994.






Fig 1. Typical Output Characteristics




Fig 3. Typical Transfer Characteristics




Fig 5. Typical Capacitance vs. Drain-to-Source Voltage




Fig 2. Typical Output Characteristics




Fig 4. Normalized On-Resistance vs. Temperature




Fig 6. Typical Gate Charge vs. Gate-to-Source Voltage








Fig 7. Typical Source-Drain Diode Forward Voltage



**Fig 9.** Maximum Drain Current vs. Case Temperature



 $V_{DS,}$  Drain-to-Source Voltage (V) Fig 11. Typical  $C_{OSS}$  Stored Energy




Fig 8. Maximum Safe Operating Area




Fig 10. Drain-to-Source Breakdown Voltage




Fig 12. Maximum Avalanche Energy vs. DrainCurrent






Fig 13. Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig 14. Typical Avalanche Current vs. Pulsewidth




Fig 15. Maximum Avalanche Energy vs. Temperature

# Notes on Repetitive Avalanche Curves , Figures 14, 15: (For further info, see AN-1005 at www.irf.com)

- 1. Avalanche failures assumption:
  - Purely a thermal phenomenon and failure occurs at a temperature far in excess of  $T_{jmax}$ . This is validated for every part type.
- 2. Safe operation in Avalanche is allowed as long asT<sub>imax</sub> is not exceeded.
- 3. Equation below based on circuit and waveforms shown in Figures 22a, 22b.
- 4.  $P_{D (ave)}$  = Average power dissipation per single avalanche pulse.
- BV = Rated breakdown voltage (1.3 factor accounts for voltage increase during avalanche).
- 6. l<sub>av</sub> = Allowable avalanche current.
- 7.  $\Delta T$  = Allowable rise in junction temperature, not to exceed  $T_{jmax}$  (assumed as 25°C in Figure 14, 15).
  - t<sub>av</sub> = Average time in avalanche.
  - $D = Duty cycle in avalanche = t_{av} \cdot f$
  - $Z_{th,JC}(D, t_{av})$  = Transient thermal resistance, see Figures 13)

$$\begin{split} P_{D \; (ave)} &= 1/2 \; (\; 1.3 \cdot BV \cdot I_{av}) = \triangle T / \; Z_{thJC} \\ I_{av} &= 2\triangle T / \; [1.3 \cdot BV \cdot Z_{th}] \\ E_{AS \; (AR)} &= P_{D \; (ave)} \cdot t_{av} \end{split}$$






Fig 16. Threshold Voltage vs. Temperature




Fig. 18 - Typical Recovery Current vs. dif/dt




Fig. 17 - Typical Recovery Current vs. di<sub>f</sub>/dt




Fig. 19 - Typical Stored Charge vs. dif/dt




Fig. 20 - Typical Stored Charge vs. dif/dt






Fig 21. Peak Diode Recovery dv/dt Test Circuit for N-Channel HEXFET® Power MOSFETs




Fig 22a. Unclamped Inductive Test Circuit




Fig 23a. Switching Time Test Circuit




Fig 24a. Gate Charge Test Circuit




Fig 22b. Unclamped Inductive Waveforms




Fig 23b. Switching Time Waveforms





Fig 24b. Gate Charge Waveform



## D<sup>2</sup>Pak - 7 Pin Package Outline


Dimensions are shown in millimeters (inches)



Note: For the most current drawing please refer to IR website at http://www.irf.com/package/




## D<sup>2</sup>Pak - 7 Pin Part Marking Information




## D<sup>2</sup>Pak - 7 Pin Tape and Reel

NOTES, TAPE & REEL, LABELLING:

- 1. TAPE AND REEL.
  - 1.1 REEL SIZE 13 INCH DIAMETER.
  - 1.2 EACH REEL CONTAINING 800 DEVICES.
  - 1.3 THERE SHALL BE A MINIMUM OF 42 SEALED POCKETS CONTAINED IN THE LEADER AND A MINIMUM OF 15 SEALED POCKETS IN THE TRAILER.
  - 1.4 PEEL STRENGTH MUST CONFORM TO THE SPEC. NO. 71-9667.
  - 1.5 PART ORIENTATION SHALL BE AS SHOWN BELOW.
  - 1.6 REEL MAY CONTAIN A MAXIMUM OF TWO UNIQUE LOT CODE/DATE CODE COMBINATIONS.
    REWORKED REELS MAY CONTAIN A MAXIMUM OF THREE UNIQUE LOT CODE/DATE CODE COMBINATIONS.
    HOWEVER, THE LOT CODES AND DATE CODES WITH THEIR RESPECTIVE QUANTITIES SHALL APPEAR ON THE BAR CODE LABEL FOR THE AFFECTED REEL.



- 2. LABELLING (REEL AND SHIPPING BAG).
  - 2.1 CUST. PART NUMBER (BAR CODE): IRFXXXXSTRL-7P
  - 2.2 CUST. PART NUMBER (TEXT CODE): IRFXXXXSTRL-7P
  - 2.3 I.R. PART NUMBER: IRFXXXXSTRL-7P
  - 2.4 QUANTITY:
  - 2.5 VENDOR CODE: IR
  - 2.6 LOT CODE:
  - 2.7 DATE CODE:



Note: For the most current drawing please refer to IR website at http://www.irf.com/package/



## **Qualification Information**<sup>†</sup>

duamication Level		Automotive (per AEC-Q101) ††				
		Comments: This part number(s) passed Automotive qualification. IR's Industrial and Consumer qualification level is granted by extension of the higher Automotive level.				
Moisture Sensitivity Level		7L-D2 PAK	MSL1			
	Machine Model	Class M4(+/- 800V ) <sup>†††</sup>				
	Machine Model	(per AEC-Q101-002)				
FOD	Human Rady Madal	Class H3A(+/- 6000V ) <sup>†††</sup>				
ESD	Human Body Model	(per AEC-Q101-001)				
	Charged Davise Made	Class C5(+/- 2000V ) <sup>†††</sup>				
	Charged Device Model	(per AEC-Q101-005)				
RoHS Complia	RoHS Compliant		Yes			

- † Qualification standards can be found at International Rectifier's web site: http://www.irf.com/
- †† Exceptions (if any) to AEC-Q101 requirements are noted in the qualification report.
- ††† Highest passing voltage



#### **IMPORTANT NOTICE**

Unless specifically designated for the automotive market, International Rectifier Corporation and its subsidiaries (IR) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or services without notice. Part numbers designated with the "AU" prefix follow automotive industry and / or customer specific requirements with regards to product discontinuance and process change notification. All products are sold subject to IR's terms and conditions of sale supplied at the time of order acknowledgment.

IR warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with IR's standard warranty. Testing and other quality control techniques are used to the extent IR deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

IR assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using IR components. To minimize the risks with customer products and applications, customers should provide adequate design and operating safeguards.

Reproduction of IR information in IR data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alterations is an unfair and deceptive business practice. IR is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of IR products or serviced with statements different from or beyond the parameters stated by IR for that product or service voids all express and any implied warranties for the associated IR product or service and is an unfair and deceptive business practice. IR is not responsible or liable for any such statements.

IR products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or in other applications intended to support or sustain life, or in any other application in which the failure of the IR product could create a situation where personal injury or death may occur. Should Buyer purchase or use IR products for any such unintended or unauthorized application, Buyer shall indemnify and hold International Rectifier and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that IR was negligent regarding the design or manufacture of the product.

Only products certified as military grade by the Defense Logistics Agency (DLA) of the US Department of Defense, are designed and manufactured to meet DLA military specifications required by certain military, aerospace or other applications. Buyers acknowledge and agree that any use of IR products not certified by DLA as military-grade, in applications requiring military grade products, is solely at the Buyer's own risk and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

IR products are neither designed nor intended for use in automotive applications or environments unless the specific IR products are designated by IR as compliant with ISO/TS 16949 requirements and bear a part number including the designation "AU". Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, IR will not be responsible for any failure to meet such requirements.

For technical support, please contact IR's Technical Assistance Center

http://www.irf.com/technical-info/

#### WORLD HEADQUARTERS:

101 N. Sepulveda Blvd., El Segundo, California 90245

Tel: (310) 252-7105



## **Revision History**

Date	Comments			
3/3/2014	Added "Logic Level Gate Drive" bullet in the features section on page 1			
	Updated data sheet with new IR corporate template			