
**RoHS** 

COMPLIANT

HALOGEN

FREE






# N-Channel 40-V (D-S) MOSFET

PRODUCT SUMMARY						
		I <sub>D</sub> (A) <sup>a</sup>				
V <sub>DS</sub> (V)	$R_{DS(on)}\left(\Omega\right)$	Silicon Limit	Package Limit	Q <sub>g</sub> (Typ.)		
40	$0.0055 \text{ at V}_{GS} = 10 \text{ V}$	103	50	25 nC		
40	$0.007$ at $V_{GS} = 4.5 \text{ V}$	91	50	25110		

## Package Drawing

www.vishay.com/doc?73398



Top surface is connected to pins 1, 5, 6, and 10

Ordering Information: SiE832DF-T1-E3 (Lead (Pb)-free)


SiE832DF-T1-GE3 (Lead (Pb)-free and Halogen-free)

## **FEATURES**

- Halogen-free According to IEC 61249-2-21 Definition
- TrenchFET® Power MOSFET
- Ultra Low Thermal Resistance Using Top-Exposed PolarPAK<sup>®</sup> Package for Double-Sided Cooling
- Leadframe-Based New Encapsulated Package
  - Die Not Exposed
  - Same Layout Regardless of Die Size
- Low Q<sub>ad</sub>/Q<sub>as</sub> Ratio Helps Prevent Shoot-Through
- 100 % R<sub>q</sub> and UIS Tested
- Compliant to RoHS directive 2002/95/EC

## **APPLICATIONS**

- VRM
- · Point-of-Load
- Synchronous Rectification



N-Channel MOSFET

For Related Documents www.vishav.com/ppg?74414

<b>ABSOLUTE MAXIMUM RATIN</b>	<b>IGS</b> T <sub>A</sub> = 25 °C,	unless othe	erwise noted		
Parameter		Symbol	Limit	Unit	
Drain-Source Voltage		$V_{DS}$	40	V	
Gate-Source Voltage		$V_{GS}$	± 20	7 °	
	T <sub>C</sub> = 25 °C		103 (Silicon Limit)		
	10-23 0		50 <sup>a</sup> (Package Limit)	1	
Continuous Drain Current (T <sub>J</sub> = 150 °C)	T <sub>C</sub> = 70 °C	I <sub>D</sub>	50 <sup>a</sup>	1	
	T <sub>A</sub> = 25 °C		23.6 <sup>b, c</sup>	1	
	T <sub>A</sub> = 70 °C		18.9 <sup>b, c</sup>	Α	
Pulsed Drain Current		I <sub>DM</sub>	80	1	
Occidence of the Comment	T <sub>C</sub> = 25 °C		50 <sup>a</sup>	1	
Continuous Source-Drain Diode Current	T <sub>A</sub> = 25 °C	I <sub>S</sub>	4.3 <sup>b, c</sup>	1	
Single Pulse Avalanche Current		I <sub>AS</sub>	35	1	
Avalanche Energy  L = 0.1 mH		E <sub>AS</sub>	61	mJ	
	T <sub>C</sub> = 25 °C		104		
Maximum Power Dissipation	T <sub>C</sub> = 70 °C	P <sub>D</sub>	66	W	
	T <sub>A</sub> = 25 °C	1 ' D	5.2 <sup>b, c</sup>	v	
	T <sub>A</sub> = 70 °C		3.3 <sup>b, c</sup>	1	
Operating Junction and Storage Temperature Range		T <sub>J</sub> , T <sub>stg</sub>	- 55 to 150	- °C	
Soldering Recommendations (Peak Temperature) <sup>d, e</sup>			260		

### Notes:

- a. Package limited is 50 A.
- b. Surface Mounted on 1" x 1" FR4 board.
- c. t = 10 s
- d. See Solder Profile (<a href="https://www.vishay.com/doc?73257">www.vishay.com/doc?73257</a>). The PolarPAK is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection.
- e. Rework Conditions: manual soldering with a soldering iron is not recommended for leadless components.

# SiE832DF

# Vishay Siliconix



THERMAL RESISTANCE RATINGS						
Parameter		Symbol	Typical	Maximum	Unit	
Maximum Junction-to-Ambient <sup>a, b</sup>	t ≤ 10 s	R <sub>thJA</sub>	20	24		
Maximum Junction-to-Case (Drain Top) <sup>a</sup>	Steady State	R <sub>thJC</sub> (Drain)	1	1.2	°C/W	
Maximum Junction-to-Case (Source)a, c	Steady State	R <sub>thJC</sub> (Source)	2.8	3.4		

## Notes:

- a. Surface Mounted on 1" x 1" FR4 board.
- b. Maximum under Steady State conditions is 68  $^{\circ}\text{C/W}.$
- c. Measured at source pin (on the side of the package).

Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Unit	
Static							
Drain-Source Breakdown Voltage	V <sub>DS</sub>	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	40			V	
V <sub>DS</sub> Temperature Coefficient	$\Delta V_{DS}/T_{J}$	I <sub>D</sub> = 250 μA		43.1		mV/°C	
V <sub>GS(th)</sub> Temperature Coefficient	$\Delta V_{GS(th)}/T_J$	1D = 250 μΑ		- 6.9			
Gate-Source Threshold Voltage	V <sub>GS(th)</sub>	$V_{DS} = V_{GS}$ , $I_{D} = 250 \mu A$	1.5	2.2	3.0	V	
Gate-Source Leakage	I <sub>GSS</sub>	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$			± 100	nA	
Zana Oata Waltana Buil O	1	V <sub>DS</sub> = 40 V, V <sub>GS</sub> = 0 V			1	μΑ	
Zero Gate Voltage Drain Current	IDSS	$V_{DS} = 40 \text{ V}, V_{GS} = 0 \text{ V}, T_{J} = 55 ^{\circ}\text{C}$			10		
On-State Drain Current <sup>a</sup>	I <sub>D(on)</sub>	$V_{DS} \ge 5 \text{ V}, V_{GS} = 10 \text{ V}$	25			Α	
Durin Orania Orania Baristana A	D	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 14 A	0.0046 0.005		0.0055		
Drain-Source On-State Resistance <sup>a</sup>	R <sub>DS(on)</sub>	V <sub>GS</sub> = 4.5 V, I <sub>D</sub> = 12 A		0.0058	0.007	7 Ω	
Forward Transconductance <sup>a</sup>	9 <sub>fs</sub>	V <sub>DS</sub> = 15 V, I <sub>D</sub> = 13.6 A		86		S	
Dynamic <sup>b</sup>							
Input Capacitance	C <sub>iss</sub>			3800			
Output Capacitance	C <sub>oss</sub>	$V_{DS} = 20 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$		510		pF	
Reverse Transfer Capacitance	C <sub>rss</sub>			160			
Total Gate Charge	Qg	$V_{DS} = 20 \text{ V}, V_{GS} = 10 \text{ V}, I_{D} = 20 \text{ A}$		51	77		
				25	38	~0	
Gate-Source Charge	Q <sub>gs</sub>	$V_{DS} = 20 \text{ V}, V_{GS} = 4.5 \text{ V}, I_D = 20 \text{ A}$		12		nC	
Gate-Drain Charge	Q <sub>gd</sub>			7			
Gate Resistance	R <sub>g</sub>	f = 1 MHz		1.1	1.7	Ω	
Turn-On Delay Time	t <sub>d(on)</sub>			45	70		
Rise Time	t <sub>r</sub>	$V_{DD} = 20 \text{ V}, R_L = 2 \Omega$		260	400		
Turn-Off Delay Time	t <sub>d(off)</sub>	$I_D \cong 10 \text{ A}, V_{GEN} = 4.5 \text{ V}, R_g = 1 \Omega$		35	55		
Fall Time	t <sub>f</sub>	_		55	85		
Turn-On Delay Time	t <sub>d(on)</sub>			15	25	ns	
Rise Time	t <sub>r</sub>	$V_{DD} = 20 \text{ V}, R_L = 2 \Omega$		30	45	115	
Turn-Off Delay Time	t <sub>d(off)</sub>	$I_D \cong 10 \text{ A}, V_{GEN} = 10 \text{ V}, R_g = 1 \Omega$		35	55		
Fall Time	t <sub>f</sub>			10	15		
<b>Drain-Source Body Diode Characteristic</b>	es			•			
Continuous Source-Drain Diode Current	I <sub>S</sub>	T <sub>C</sub> = 25 °C			50	^	
Pulse Diode Forward Current <sup>a</sup>	I <sub>SM</sub>				80	Α	
Body Diode Voltage	$V_{SD}$	I <sub>S</sub> = 10 A		0.8	1.2	V	
Body Diode Reverse Recovery Time	t <sub>rr</sub>			85	130	ns	
Body Diode Reverse Recovery Charge	Q <sub>rr</sub>	1 10 A dl/dt 100 A/vo T 05 90		110	170	nC	
Reverse Recovery Fall Time				64			
Reverse Recovery Rise Time	t <sub>b</sub>			21		ns	

### Notes:

- a. Pulse test; pulse width  $\leq$  300  $\mu s,$  duty cycle  $\leq$  2 %
- b. Guaranteed by design, not subject to production testing.


Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.







## TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted



Q<sub>q</sub> - Total Gate Charge (nC)


**Gate Charge** 

T<sub>J</sub> - Junction Temperature (°C)


On-Resistance vs. Junction Temperature

# VISHAY.

## TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted




Source-Drain Diode Forward Voltage




0.012


50

On-Resistance vs. Gate-to-Source Voltage





Single Pulse Power, Junction-to-Ambient




\*  $V_{GS}$  > minimum  $V_{GS}$  at which  $R_{DS(on)}$  is specified


Safe Operating Area, Junction-to-Ambient





## TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted






Power Derating, Junction-to-Case


<sup>\*</sup> The power dissipation  $P_D$  is based on  $T_{J(max)} = 150$  °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit.

# VISHAY


## TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted



## Normalized Thermal Transient Impedance, Junction-to-Ambient



## Normalized Thermal Transient Impedance, Junction-to-Case (Drain Top)




## Normalized Thermal Transient Impedance, Junction-to-Source


Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see <a href="https://www.vishay.com/ppq?74414">www.vishay.com/ppq?74414</a>.




#### **PolarPAK**™ (Option S)



Product datasheet/information page contain links to applicable package drawing.





Document Number: 73398

10-Jun-05



	MILLIMETERS			INCHES			
Dim	Min	Nom	Max	Min	Nom	Max	
Α	0.75	0.80	0.85	0.030	0.031	0.033	
A1	0.00	-	0.05	0.000	-	0.002	
b1	0.48	0.58	0.68	0.019	0.023	0.027	
b2	0.41	0.51	0.61	0.016	0.020	0.024	
b3	2.19	2.29	2.39	0.086	0.090	0.094	
b4	0.89	1.04	1.19	0.035	0.041	0.047	
b5	0.23	0.33	0.43	0.009	0.013	0.017	
С	0.20	0.25	0.30	0.008	0.010	0.012	
D	6.00	6.15	6.30	0.236	0.242	0.248	
D1	5.74	5.89	6.04	0.226	0.232	0.238	
E	5.01	5.16	5.31	0.197	0.203	0.209	
E1	4.75	4.90	5.05	0.187	0.193	0.199	
H1	0.23	-	-	0.009	_	-	
H2	0.45	-	0.56	0.020	-	0.022	
Н3	0.31	0.41	0.51	0.012	0.016	0.020	
H4	0.45	-	0.56	0.020	-	0.022	
K1	4.22	4.37	4.52	0.166	0.172	0.178	
K4	0.24	-	-	0.009	-	-	
M1	4.30	4.50	4.70	0.169	0.177	0.185	
M2	3.43	3.58	3.73	0.135	0.141	0.147	
М3	0.22	-	-	0.009	-	-	
M4	0.05	-	-	0.002	-	-	
P1	0.15	0.20	0.25	0.006	0.008	0.010	
T1	3.48	3.64	4.10	0.137	0.143	0.150	
T2	0.56	0.76	0.95	0.22	0.030	0.037	
Т3	1.20	-	-	0.051	-	-	
T4	3.90	-	-	0.154	-	-	
T5	0	0.18	0.36	0.000	0.007	0.014	
Θ	0°	10°	12°	0°	10°	12°	
ECN: S-51049 DWG: 5947	—Rev. B, 13	3-Jun-05					


Note: Millimeters govern over inches

www.vishay.com Document Number: 73398 10-Jun-05

# APPLICATION NOTE



## RECOMMENDED MINIMUM PADS FOR PolarPAK® Option L and S



Recommended Minimum for PolarPAK Option L and S Dimensions in mm/(Inches) No External Traces within Broken Lines Dot indicates Gate Pin (Part Marking)

Return to Index



## **Legal Disclaimer Notice**

Vishay

## **Disclaimer**

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and/or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.

# **Material Category Policy**

Vishay Intertechnology, Inc. hereby certifies that all its products that are identified as RoHS-Compliant fulfill the definitions and restrictions defined under Directive 2011/65/EU of The European Parliament and of the Council of June 8, 2011 on the restriction of the use of certain hazardous substances in electrical and electronic equipment (EEE) - recast, unless otherwise specified as non-compliant.

Please note that some Vishay documentation may still make reference to RoHS Directive 2002/95/EC. We confirm that all the products identified as being compliant to Directive 2002/95/EC conform to Directive 2011/65/EU.

Vishay Intertechnology, Inc. hereby certifies that all its products that are identified as Halogen-Free follow Halogen-Free requirements as per JEDEC JS709A standards. Please note that some Vishay documentation may still make reference to the IEC 61249-2-21 definition. We confirm that all the products identified as being compliant to IEC 61249-2-21 conform to JEDEC JS709A standards.

Revision: 02-Oct-12 Document Number: 91000