

STF10N65K3(045Y)

N-channel 650 V, 0.75 Ω typ., 10 A Zener-protected SuperMESH3™ Power MOSFET in a TO-220FP narrow leads package

Datasheet - preliminary data





Figure 1. Internal schematic diagram



Features

Order code	V _{DS}	R _{DS(on)} max	I _D	P _{TOT}
STF10N65K3(045Y)	650 V	1 Ω	10 A	35 W

- 100% avalanche tested
- Extremely high dv/dt capability
- Gate charge minimized
- · Very low intrinsic capacitance
- Improved diode reverse recovery characteristics
- Zener-protected

Applications

· Switching applications

Description

This SuperMESH3™ Power MOSFET is the result of improvements applied to STMicroelectronics' SuperMESH™ technology, combined with a new optimized vertical structure. This device boasts an extremely low onresistance, superior dynamic performance and high avalanche capability, rendering it suitable for the most demanding applications.

Table 1. Device summary

Order code	Marking	Package	Packaging
STF10N65K3(045Y)	10N65K3	TO-220FP narrow leads	Tube

STF10N65K3(045Y)

Contents

1	Electrical ratings 3
2	Electrical characteristics4
	2.1 Electrical characteristics (curves)
3	Test circuits9
4	Package mechanical data10
5	Revision history12

STF10N65K3(045Y) Electrical ratings

1 Electrical ratings

Table 2. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V_{DS}	Drain source voltage	650	V
V _{GS}	Gate-source voltage	± 30	V
I _D	Drain current (continuous) at T _C = 25 °C	10	Α
I _D	Drain current (continuous) at T _C = 100 °C	6.3	Α
I _{DM} ⁽¹⁾	Drain current (pulsed)	40	Α
P _{TOT}	Total dissipation at T _C = 25 °C	35	W
I _{AR}	Max current during repetitive or single pulse avalanche (pulse width limited by T _{JMAX})	7.2	А
E _{AS}	Single pulse avalanche energy (2)	212	mJ
	Derating factor	0.28	W/°C
dv/dt (3)	Peak diode recovery voltage slope	12	V/ns
ESD	Gate-source human body model (R = 1.5 k Ω , C = 100 pF)	2.8	kV
V _{ISO}	Insulation withstand voltage (RMS) from all three leads to external heat sink (t=1 s;T _C =25 °C)	2500	٧
Tj	Operating junction temperature	-55 to 150	°C
T _{stg}	Storage temperature	-55 (0 150	°C

^{1.} Pulse width limited by safe operating area.

Table 3. Thermal data

Symbol	Parameter	Value	Unit
R _{thj-case}	Thermal resistance junction-case max	3.57	°C/W
Rt _{hj-amb}	Thermal resistance junction-ambient max	62.5	°C/W

^{2.} Starting $T_i = 25$ °C, $I_D = I_{AR}$, $V_{DD} = 50$ V

^{3.} $I_{SD} \leq 10 \text{ A, di/dt} = 100 \text{ A/}\mu\text{s, V}_{Peak} < V_{(BR)DSS}$

Electrical characteristics STF10N65K3(045Y)

2 Electrical characteristics

(Tcase = 25 °C unless otherwise specified)

Table 4. On /off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	I _D = 1 mA, V _{GS} = 0	650			V
I _{DSS}		V _{DS} = 650 V V _{DS} = 650 V, T _C =125 °C			1 50	μA μA
I _{GSS}	Gate-body leakage current (V _{DS} = 0)	V _{GS} = ± 20 V			±10	μΑ
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}, I_{D} = 100 \mu\text{A}$	3		4.5	V
R _{DS(on)}	Static drain-source on- resistance	$V_{GS} = 10 \text{ V}, I_D = 3.6 \text{ A}$		0.75	1	Ω

Table 5. Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C _{iss}	Input capacitance		-	1180	-	pF
C _{oss}	Output capacitance	V _{DS} = 25 V, f = 1 MHz,	-	125	-	pF
C _{rss}	Reverse transfer capacitance	$V_{GS} = 0$	-	14	-	pF
C _{oss eq.}	Equivalent output capacitance	$V_{DS} = 0$ to 520 V, $V_{GS} = 0$	-	77	-	pF
R_{G}	Intrinsic gate resistnce	f=1 MHz open drain	-	3	-	Ω
Qg	Total gate charge	V _{DD} = 520 V, I _D = 7.2 A,	-	42	-	nC
Q _{gs}	Gate-source charge	V _{GS} = 10 V (see <i>Figure 16</i>)	-	7.4	-	nC
Q _{gd}	Gate-drain charge		-	23	-	nC

STF10N65K3(045Y) Electrical characteristics

Table 6. Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max	Unit
t _{d(on)}	Turn-on delay time		-	14.5	-	ns
t _r	Rise time	$V_{DD} = 310 \text{ V}, I_D = 3.5 \text{ A},$	-	14	-	ns
t _{d(off)}	Turn-off-delay time	$R_G = 4.7 \Omega$, $V_{GS} = 10 V$ (see <i>Figure 15</i>)	-	44	-	ns
t _f	Fall time		-	35	-	ns

Table 7. Source drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{SD}	Source-drain current		-		7.2	Α
I _{SDM} ⁽¹⁾	Source-drain current (pulsed)		-		28.8	Α
V _{SD} ⁽²⁾	Forward on voltage	$I_{SD} = 7 \text{ A}, V_{GS} = 0$	ı		1.5	٧
t _{rr}	Reverse recovery time	7 A 31/45 400 A/4	ı	320		ns
Q _{rr}	Reverse recovery charge	I _{SD} = 7 A, di/dt = 100A/μs V _{DD} = 60 V (see <i>Figure 20</i>)	-	2		μ C
I _{RRM}	Reverse recovery current	Tobb es : (see : igane 2e)	ı	13		Α
t _{rr}	Reverse recovery time	$I_{SD} = 7 \text{ A, di/dt} = 100 \text{ A/}\mu\text{s}$	ı	410		ns
Q _{rr}	Reverse recovery charge	$V_{DD} = 60 \text{ V}, T_j = 150 ^{\circ}\text{C}$	-	2.9		μC
I _{RRM}	Reverse recovery current	(see Figure 20)	-	14		Α

^{1.} Pulse width limited by safe operating area.

Table 8. Gate-source Zener diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)GSO}	Gate-source breakdown voltage	I _{GS} = ± 1 mA, I _D =0	30	-	-	٧

The built-in back-to-back Zener diodes have been specifically designed to enhance not only the device's ESD capability, but also to make them capable of safely absorbing any voltage transients that may occasionally be applied from gate to source. In this respect, the Zener voltage is appropriate to achieve efficient and cost-effective protection of device integrity. The integrated Zener diodes thus eliminate the need for external components.

^{2.} Pulsed: Pulse duration = 300 μ s, duty cycle 1.5%

Electrical characteristics (curves) 2.1

Figure 2. Safe operating area

ΙD (A) 10 10µs 100µs 1ms 10ms Tj=150°C 0.1 Tc=25°C Sinlge pulse 100 VDS(V)

Figure 3. Thermal impedance




Figure 4. **Output characteristics**




Figure 5. **Transfer characteristics**




Figure 6. Normalized BV_{DSS} vs temperature




Figure 7. Static drain-source on resistance




Figure 8. Output capacitance stored energy Figure 9. Capacitance variations




Figure 10. Gate charge vs gate-source voltage

Figure 11. Normalized on-resistance vs temperature






Figure 12. Normalized gate threshold voltage Figure 13. Maximum avalanche energy vs vs temperature temperature



Electrical characteristics STF10N65K3(045Y)

Figure 14. Source-drain diode forward characteristics



STF10N65K3(045Y) Test circuits

3 Test circuits

Figure 15. Switching times test circuit for resistive load

Figure 16. Gate charge test circuit




Figure 17. Test circuit for inductive load switching and diode recovery times

Figure 18. Unclamped inductive load test circuit





Figure 19. Unclamped inductive waveform

Figure 20. Switching time waveform




4 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: www.st.com. ECOPACK[®] is an ST trademark.

Table 9. TO-220FP narrow leads mechanical data

Dim		mm				
Dim.	Min.	Тур.	Max.			
Α	4.4		4.6			
В	2.5		2.7			
D	2.5		2.75			
E	0.45		0.7			
F	0.75		1			
F1	0.95		1.20			
G	4.95		5.2			
G1	2.4		2.7			
Н	10		10.4			
L2	15.20		15.60			
L3	28.6		30.6			
L4	10.3		11.1			
L5	2.60	2.70	2.90			
L6	15.8	16.0	16.2			
L7	9		9.3			
Dia	3		3.2			

Figure 21. TO-220FP narrow leads drawing



Revision history STF10N65K3(045Y)

5 Revision history

Table 10. Document revision history

Date	Revision	Changes
15-Apr-2013	1	First release.

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

ST PRODUCTS ARE NOT AUTHORIZED FOR USE IN WEAPONS. NOR ARE ST PRODUCTS DESIGNED OR AUTHORIZED FOR USE IN: (A) SAFETY CRITICAL APPLICATIONS SUCH AS LIFE SUPPORTING, ACTIVE IMPLANTED DEVICES OR SYSTEMS WITH PRODUCT FUNCTIONAL SAFETY REQUIREMENTS; (B) AERONAUTIC APPLICATIONS; (C) AUTOMOTIVE APPLICATIONS OR ENVIRONMENTS, AND/OR (D) AEROSPACE APPLICATIONS OR ENVIRONMENTS. WHERE ST PRODUCTS ARE NOT DESIGNED FOR SUCH USE, THE PURCHASER SHALL USE PRODUCTS AT PURCHASER'S SOLE RISK, EVEN IF ST HAS BEEN INFORMED IN WRITING OF SUCH USAGE, UNLESS A PRODUCT IS EXPRESSLY DESIGNATED BY ST AS BEING INTENDED FOR "AUTOMOTIVE, AUTOMOTIVE SAFETY OR MEDICAL" INDUSTRY DOMAINS ACCORDING TO ST PRODUCT DESIGN SPECIFICATIONS. PRODUCTS FORMALLY ESCC, QML OR JAN QUALIFIED ARE DEEMED SUITABLE FOR USE IN AEROSPACE BY THE CORRESPONDING GOVERNMENTAL AGENCY.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2013 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

