

www.vishay.com

Vishay Siliconix

P-Channel 20 V (D-S) MOSFET

PRODUCT SUMMARY					
V _{DS} (V)	$R_{DS(on)}$ (Ω)	I _D (A) ^a	Q _g (TYP.)		
-20	0.052 at $V_{GS} = -4.5 \text{ V}$	-8 e	o		
-20	0.082 at V _{GS} = -2.5 V	-7.5	0		

FEATURES


- TrenchFET® power MOSFET
- 100 % R_g tested

Material categorization:
For definitions of compliance please see www.vishav.com/doc?99912




ROHS COMPLIANT HALOGEN FREE

PowerPAK® ChipFET® Single



APPLICATIONS

- · Load switch
- HDD DC/DC



P-Channel MOSFET

Ordering Information:

Si5459DU-T1-GE3 (Lead (Pb)-free and Halogen-free)

ABSOLUTE MAXIMUM RATINGS (TA	= 25 °C, unless other	wise noted)		
PARAMETER	SYMBOL	LIMIT	UNIT	
Drain-Source Voltage		V _{DS}	-20	V
Gate-Source Voltage		V_{GS}	± 12	
	T _C = 25 °C		-8 e	
Continuous Drain Current (T,J = 150 °C)	T _C = 70 °C		-8 e	
Continuous Drain Current (1) = 150 °C)	T _A = 25 °C	I _D	-6.7 ^{b, c}	
	T _A = 70 °C		-5.3 b, c	Α
Pulsed Drain Current (10 µs Pulse Width)		I _{DM}	-20	
Source-Drain Current Diode Current	T _C = 25 °C	I.	-8 ^e	
Source-Drain Current blode Current	T _A = 25 °C	I _S	-2.9 ^{b, c}	
	T _C = 25 °C		10.9	
Maximum Power Dissipation	T _C = 70 °C	P_{D}	7	w
Maximum Fower Dissipation	T _A = 25 °C		3.5 ^{b, c}	VV
	T _A = 70 °C		2.2 ^{b, c}	
Operating Junction and Storage Temperature Range		T _J , T _{stg}	-50 to 150	°C
Soldering Recommendations (Peak Temperature) d, e			260	

HERMAL RESISTANCE RATINGS					
PARAMETER	ETER SYMBOL LIMIT	UNIT			
PARAMETER		STWIBUL	TYPICAL	MAXIMUM	UNIT
Maximum Junction-to-Ambient b, d	t ≤ 10 s	R_{thJA}	30	36	°C/W
Maximum Junction-to-Case (Drain)	Steady State	R _{thJC}	9.5	11.5	C/VV

Notes

- a. Based on $T_C = 25$ °C.
- b. Surface mounted on 1" x 1" FR4 board.
- c. t = 10 s
- d. Maximum under steady state conditions is 72 °C/W.
- e. Package limited.
- f. See solder profile (<u>www.vishay.com/doc?73257</u>). The PowerPAK ChipFET is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection.
- g. Rework conditions: Manual soldering with a soldering iron is not recommended for leadless components.

Vishay Siliconix

PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	TYP. a	MAX.	UNIT	
Static							
Drain-Source Breakdown Voltage	V_{DS}	$V_{GS} = 0 \text{ V}, I_D = -250 \mu\text{A}$	-20	-	-	V	
V _{DS} Temperature Coefficient	$\Delta V_{DS}/T_{J}$	I _D = -250 μA		-19	-	1400	
V _{GS(th)} Temperature Coefficient	$\Delta V_{GS(th)}/T_J$			3.1	-	mV/°C	
Gate Threshold Voltage	V _{GS(th)}	$V_{DS} = V_{GS}, I_{D} = -250 \mu A$	-0.6	-	-1.4	V	
Gate-Body Leakage	I _{GSS}	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 12 \text{ V}$	-	-	-100	nA	
Zava Cata Valtaga Dvain Current		V _{DS} = -20 V, V _{GS} = 0 V	-	-	-1	μА	
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = -20 V, V _{GS} = 0 V, T _J = 55 °C	-	-	-10		
On-State Drain Current b	I _{D(on)}	$V_{DS} = \le -5 \text{ V}, V_{GS} = -10 \text{ V}$	-20	-	-	Α	
Durin Course On Otata Basistana h	В	V _{GS} = -4.5 V, I _D = -6.7 A	-	0.043	0.052	Ω	
Drain-Source On-State Resistance b	R _{DS(on)}	V _{GS} = -2.5 V, I _D = -1 A	-	0.068	0.082		
Forward Transconductance b			-	11	-	S	
Dynamic ^a							
Input Capacitance	C _{iss}		-	665	-	pF	
Output Capacitance	C _{oss}	$V_{DS} = -10 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$	-	140	-		
Reverse Transfer Capacitance	C _{rss}		-	115	-		
Total Gate Charge	Q_g	$V_{DS} = -10 \text{ V}, V_{GS} = -10 \text{ V}, I_D = -6.7 \text{ A}$	-	17	26	nC	
			-	8	12		
Gate-Source Charge	Q_{gs}	$V_{DS} = -10 \text{ V}, V_{GS} = -4.5 \text{ V}, I_D = -6.7 \text{ A}$	-	2	1		
Gate-Drain Charge	Q_{gd}		-	3	-		
Gate Resistance	R_g	f = 1 MHz	1.2	6	12	Ω	
Turn-On Delay Time	t _{d(on)}		-	6	12		
Rise Time	t _r	$V_{DD} = -10 \text{ V}, R_L = 1.9 \Omega$	-	15	23		
Turn-Off Delay Time	t _{d(off)}	$I_D \cong -5.3 \text{ A}, V_{GEN} = -10 \text{ V}, R_g = 1 \Omega$	-	26	39		
Fall Time	t _f		-	9	18	ns	
Turn-On Delay Time	t _{d(on)}		-	21	32	- 115 - -	
Rise Time	t _r	$V_{DD} = -10 \text{ V}, R_{L} = 1.9 \Omega$	-	50	75		
Turn-Off Delay Time	t _{d(off)}	$I_D \cong -5.3 \text{ A}, V_{GEN} = -4.5 \text{ V}, R_g = 1 \Omega$	-	29	44		
Fall Time	t _f		-	13	20		
Drain-Source Body Diode Characteris	tics						
Continuous Source-Drain Diode Current	I _S	T _C = 25 °C	-	-	-8	А	
Pulse Diode Forward Current ^a	I _{SM}		-	-	-20		
Body Diode Voltage	V_{SD}	I _S = -5.3 A	-	-0.77	-1.2	V	
Body Diode Reverse Recovery Time	t _{rr}		-	30	45	ns	
Body Diode Reverse Recovery Charge	Q _{rr}	L 5 3 A dl/dt _ 100 A/us T = 25 °C	-	17	26	nC	
Reverse Recovery Fall Time	t _a	$I_F = -5.3 \text{ A, dI/dt} = 100 \text{ A/}\mu\text{s, T}_J = 25 °\text{C}$		16	-	ns	
Reverse Recovery Rise Time	t _b]		14	-	115	


Notes

- a. Guaranteed by design, not subject to production testing.
- b. Pulse test; pulse width \leq 300 μ s, duty cycle \leq 2 %.


Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.




TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Output Characteristics




On-Resistance vs. Drain Current and Gate Voltage






Transfer Characteristics



Capacitance





On-Resistance vs. Junction Temperature

 $I_D = -6.7 \text{ A}$



TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)







0.12

Source-Drain Diode Forward Voltage


On-Resistance vs. Gate-to-Source Voltage






Threshold Voltage

Single Pulse Power, Junction-to-Ambient







TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)



Current Derating*






Power Derating, Junction-to-Case

Power Derating, Junction-to-Ambient


^{*} The power dissipation P_D is based on T_{J (max.)} = 150 °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit.



TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)



Normalized Thermal Transient Impedance, Junction-to-Ambient





Normalized Thermal Transient Impedance, Junction-to-Case


Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppg?65017.




PowerPAK® ChipFET® Case Outline








Backside view of single pad




Side view of single



Side view of dual



Detail Z



Backside view of dual pad

DIM.	MILLIMETERS			INCHES			
DIWI.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	
Α	0.70	0.75	0.85	0.028	0.030	0.033	
A1	0	-	0.05	0	-	0.002	
b	0.25	0.30	0.35	0.010	0.012	0.014	
С	0.15	0.20	0.25	0.006	0.008	0.010	
D	2.92	3.00	3.08	0.115	0.118	0.121	
D1	1.75	1.87	2.00	0.069	0.074	0.079	
D2	1.07	1.20	1.32	0.042	0.047	0.052	
D3	0.20	0.25	0.30	0.008	0.010	0.012	
E	1.82	1.90	1.98	0.072	0.075	0.078	
E1	1.38	1.50	1.63	0.054	0.059	0.064	
E2	0.92	1.05	1.17	0.036	0.041	0.046	
E3	0.45	0.50	0.55	0.018	0.020	0.022	
е		0.65 BSC		0.026 BSC			
Н	0.15	0.20	0.25	0.006	0.008	0.010	
K	0.25	-	-	0.010	-	ı	
K1	0.30	-	-	0.012	-	ı	
K2	0.20	-	-	0.008	-	ı	
K3	0.20	-	-	0.008	-	ı	
L	0.30	0.35	0.40	0.012	0.014	0.016	

C14-0630-Rev. E, 21-Jul-14

Note


DWG: 5940

Revision: 21-Jul-14

• Millimeters will govern



RECOMMENDED MINIMUM PADS FOR PowerPAK® ChipFET® Single



Recommended Minimum Pads Dimensions in mm/(Inches)

Return to Index

APPLICATION NOTE



Legal Disclaimer Notice

Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and/or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.

Material Category Policy

Vishay Intertechnology, Inc. hereby certifies that all its products that are identified as RoHS-Compliant fulfill the definitions and restrictions defined under Directive 2011/65/EU of The European Parliament and of the Council of June 8, 2011 on the restriction of the use of certain hazardous substances in electrical and electronic equipment (EEE) - recast, unless otherwise specified as non-compliant.

Please note that some Vishay documentation may still make reference to RoHS Directive 2002/95/EC. We confirm that all the products identified as being compliant to Directive 2002/95/EC conform to Directive 2011/65/EU.

Vishay Intertechnology, Inc. hereby certifies that all its products that are identified as Halogen-Free follow Halogen-Free requirements as per JEDEC JS709A standards. Please note that some Vishay documentation may still make reference to the IEC 61249-2-21 definition. We confirm that all the products identified as being compliant to IEC 61249-2-21 conform to JEDEC JS709A standards.

Revision: 02-Oct-12 Document Number: 91000