

Midas Components Limited Electra House 32 Southtown Road Great Yarmouth Norfolk NR31 0DU England Telephone Fax Email Website +44 (0)1493 602602 +44 (0)1493 665111 sales@midasdisplays.com www.midasdisplays.com

Specification							
Part MCOT128064NIZ VM							
Number:	Number: MCOT128064NZ-YM						
Version:	1						
Date:	Date: 18/06/2013						
	1 18/06/2013						



Midas Displays OLED Part Number System

MC 1	_	B 2	21605 3	A 4	* 5	V 6	-	E 7	W 8	I 9	* 10
1	=	MCO:		Midas Disp	olays OLED)					
2	=	Blank:		B : COB (C	hip on Boa	rd) T : TAE	3 (Taped Aut	omated Bo	onding)		
3	=	No of do	ts:	(e.g. 24006	64 = 240 x	64 dots)	(e.g. 2160)5 = 2 x 16	55mm C.H.))	
4	=	Series		A to Z							
5	=	Series V	ariant:	A to Z and	1 to 9 – se	e addendui	m				
6	=	Operatin	g Temp Range:	A: - 30+85 X: - 40 +85		-40 +8 0° C	Y: -40 +70	0°C Z :	-30+70° C		
7	=	Characte	er Set:	Blank: Not E: Multi Eu			sh/Japanese	e – Wester	n European	(K) – Cyr	illic (R))
8	=	Colour:		Y: Yellow	W: White	B: Blue	R: Red	G: Green	RGB: Fu	ll Colour	
9	=	Interface	:	P: Parallel	l : ²	С	S: SPI	М	: Multi		
10	=	Voltage V	Variant:	e.g. 3 = 3v							

F/Displays/Midas Brand/Midas NEW OLED Part Number System 18 June 2013 2011.doc

1. Revision History

VERSION	REVISED PAGE NO.	Note
1		First issue
	VERSION 1	VERSION REVISED PAGE NO. 1 1

2. General Specification

The Features is described as follow:

- Module dimension: 26.7×19.26×1.45 (max.) mm³
- Active area: 21.738 × 10.858 mm²
- Number of dots: 128 x 64
- Pixel Pitch: 0.17 × 0.17mm2
- Pixel Size: 0.148 × 0.148 mm2
- Display Mode: Passive Matrix
- Duty: 1/64
- Display Color: (Yellow)


4. Interface Pin Function

No.	Symbol	Function								
1	N.C. (GND)	Reserved Pin (Supporting Pin) The supporting pins can reduce the influences from stresses on the function pins. These pins must be connected to external ground.								
2	C2P	Positive Terminal of the Flying Inverting Capacitor								
3	C2N	Negative Terminal of the Flying Boost Capacitor								
4	C1P	The charge-pump capacitors are required between the								
5	C1N	terminals. They must be floated when the converter is not used.								
6	VBAT	Power Supply for DC/DC Converter Circuit This is the power supply pin for the internal buffer of the DC/DC voltage converter. It must be connected to external source when the converter is used. It should be connected to VDD when the converter is not used.								
7	NC	NC								
8	VSS	<i>Ground of Logic Circuit</i> This is a ground pin. It acts as a reference for the logic pins. It must be connected to external ground.								
9	vdd	Power Supply for Logic This is a voltage supply pin. It must be connected to external source.) ly							
10	BS0	Communicating Protocol Select								
11	BS1	These pins are MCU interface selection input. See the								
		following table:								
12	BS2	I2C 0 1 0 3-wire SPI 1 0 0 4-wire SPI 0 0 0 8-bit 68XX Parallel 0 0 1 8-bit 80XX Parallel 0 1 1								
13	CS#	Chip Select This pin is the chip select input. The chip is enabled for MCU communication only when CS# is pulled low.								
14	RES#	<i>Power Reset for Controller and Driver</i> This pin is reset signal input. When the pin is low, initialization of the chip is executed.								

15	D/C#	Data/Command Control This pin is Data/Command control pin. When the pin is pulled high, the input at D7~D0 is treated as display data. When the pin is pulled low, the input at D7~D0 will be transferred to the command register. For detail relationship to MCU interface signals, please refer to the Timing Characteristics Diagrams. When the pin is pulled high and serial interface mode is selected, the data at SDIN is treated as data. When it is pulled low, the data at SDIN will be transferred to the command register. In I2C mode, this pin acts as SA0 for slave address selection.
16	R/W#	Read/Write Select or Write This pin is MCU interface input. When interfacing to a 68XX-series microprocessor, this pin will be used as Read/Write (R/W#) selection input. Pull this pin to "High" for read mode and pull it to "Low" for write mode. When 80XX interface mode is selected, this pin will be the Write (WR#) input. Data write operation is initiated when this pin is pulled low and the CS# is pulled low.
17	des E/RD#	Read/Write Enable or Read This pin is MCU interface input. When interfacing to a 68XX-series microprocessor, this pin will be used as the Enable (E) signal. Read/write operation is initiated when this pin is pulled high and the CS# is pulled low. When connecting to an 80XX-microprocessor, this pin receives the Read (RD#) signal. Data read operation is initiated when this pin is pulled low and CS# is pulled low.
18~25	D0~D7	Host Data Input/Output Bus These pins are 8-bit bi-directional data bus to be connected to the microprocessor's data bus. When serial mode is selected, D1 will be the serial data input SDIN and D0 will be the serial clock input SCLK. When I2C mode is selected, D2 & D1 should be tired together and serve as SDAout & SDAin in application and D0 is the serial clock input SCL.


26	IREF	<i>Current Reference for Brightness Adjustment</i> This pin is segment current reference pin. A resistor should be connected between this pin and VSS. Set the current lower than 12.5µA.
27	VCOMH	Voltage Output High Level for COM Signal This pin is the input pin for the voltage output high level for COM signals. A capacitor should be connected between this pin and VSS.
28	vcc	Power Supply for OEL Panel This is the most positive voltage supply pin of the chip. A stabilization capacitor should be connected between this pin and VSS when the converter is used. It must be connected to external source when the converter is not used.
29	VLSS	<i>Ground of Analog Circuit</i> This is an analog ground pin. It should be connected to VSS externally.
30	NC(GND)	Reserved Pin (Supporting Pin) The supporting pins can reduce the influences from stresses on the function pins. These pins must be connected to external ground.

5. Outline Dimension




6.Block Diagram

VCC Supplied Externally



MCU Interface Selection: BS0, BS1 and BS2 Pins connected to MCU interface: CS#, RES#, D/C#, R/W#, E/RD#, and D0~D7

C1, C3: $0.1\mu F$ C2, C4, C5: $4.7\mu F$ R1: $560k\Omega$, R1 = (Voltage at IREF – VSS) / IREF Vcc Generated by Internal DC/DC Circuit



Pins connected to MCU interface: CS#, RES#, D/C#, R/W#, E/RD#, and D0~D7

C1, C2, C5, C6: $1\mu F$ C3, C4: $4.7\mu F$ R1: $390k\Omega$, R1 = (Voltage at IREF - VSS) / IREF

7. Absolute Maximum Ratings

Parameter	Symbol	Min	Max	Unit	Notes
Supply Voltage for Logic	VDD	-0.3	4	V	1,2
Supply Voltage for Display	VCC	0	11	V	1,2
Operating Temperature	TOP	-30	70	°C	—
Storage Temperature	TSTG	-40	80	°C	

Note 1: All the above voltages are on the basis of "VSS = 0V".

Note 2: When this module is used beyond the above absolute maximum ratings, permanent breakage of the module may occur. Also, for normal operations, it is desirable to use this module under the conditions according to Section 3."Optics & Electrical Characteristics". If this module is used beyond these conditions, malfunctioning of the module can occur and the reliability of the module may deteriorate.



8. Optics & Electrical Characteristics

Characteristics	Symbol	Conditions	Min	Тур	Max	Unit
Brightness		With				
(VccSupplied	Lbr	Polarizer	80	100	-	cd/m ₂
Externally)		(Note 3)				
Brightness		With				cd/m ₂
(VccGenerated	Lbr	Polarizer	50	60	_	
by Internal	LDr	(Note 4)	50	00	-	
DC/DC)						
C.I.E. (Yellow)	(x) (y)	Without	0.43	0.47	0.51	
C.I.E. (Tellow)		Polarizer	0.46	0.50	0.54	
Dark Room	CR			>2000:1		
Contrast			-		-	
View Angle			>160	-		degree

* Optical measurement taken at $V_{DD} = 2.8V$, $V_{CC} = 9V \& 7.35V$.

Software configuration follows Section 4.4 Initialization.

8.2 DC	Chara	acterist	ics
--------	-------	----------	-----

						_
Characteristics	Symb <mark>o</mark> l	Conditions	Min	Тур	Max	Unit
Supply Voltage for Logic	VDD	-	1.65	2.8	3.3	V
Supply Voltage for Display	Vcc	Note 3	8.5	9	9.5	V
Supply Voltage for DC/DC	VBAT	Internal DC/DC Enable	3 .5 Sl	upply	4.2	V
Supply Voltage for Display (Generated by Internal DC/DC)	Vcc	Note 4	7	7.35	7.5	V
High Level Input	Vін	-	0.8×Vdd	-	Vdd	V
Low Level Input	VIL	-	0	-	0.2×VD	V
High Level Output	Vон	Ιουτ= 100μΑ, 3.3MHz	0.9×Vdd	-	Vdd	V
Low Level Output	Vol	loυτ= 100μA, 3.3MHz	0	-	0.1×VD	V
Operating Current for VDD	ldd	-	-	180	300	μA
Operating Current for Vcc (VccSupplied Externally)	lcc	Note 5 Note 6		6.0 10.8	7.5 13.5	mA mA
Operating Current for VBAT (VccGenerated by Internal DC/DC)	Іват	Note 7 Note 8		11.6 20.9	14.5 26.1	mA mA
Sleep Mode Current for VDD	IDD, SLEEP	-	-	1	5	μA
Sleep Mode Current for Vcc	ICC, SLEEP	-	-	1	5	μA

Note 3 & 4: Brightness (L_{br}) and Supply Voltage for Display (Vcc) are subject to the change of the panel characteristics and the customer's request.

Note 5: $V_{DD} = 2.8V$, $V_{CC} = 9V$, 50% Display Area Turn on.

Note 6: $V_{DD} = 2.8V$, $V_{CC} = 9V$, 100% Display Area Turn on.


Note 7: $V_{DD} = 2.8V$, $V_{CC} = 7.35V$, 50% Display Area Turn on.

Note 8: $V_{DD} = 2.8V$, $V_{CC} = 7.35V$, 100% Display Area Turn on.

8.3 AC Characteristics

8.3.1 68XX-Series MPU Parallel Interface Timing Characteristics:


Symbol	Description	Min	Max	Unit	
t cycle	Clock Cycle Time	300	-	ns	
tas	Address Setup Time	0	-	ns	
tан	Address Hold Time	0	-	ns	
tosw	Write Data Setup Time	40	-	ns	
t DHW	Write Data Hold Time	7		ns	
t DHR	Read Data Hold Time	20	-	ns	
tон	Output Disable Time	-	70	ns	
tACC	Access Time	-	140	ns	
PWcsL	Chip Select Low Pulse Width (Read) Chip Select Low Pulse width (Write)	120 60	ture	ns	supply
PWcsh	Chip Select High Pulse Width (Read) Chip Select High Pulse Width (Write)	60 60	-	ns	
t R	Rise Time	-	40	ns	
t⊧	Fall Time	-	40	ns	



* (V_DD - V_{SS} = 1.65V to 3.3V, T_a = 25°C)

8.3.2 80XX-Series MPU Parallel Interface Timing Characteristics:


Symbol	Description	Min	Max	Unit	
tcycle	Clock Cycle Time	300	-	ns	
tas	Address Setup Time	10	-	ns	
tан	Address Hold Time	10C	ture	ns	Supply
tosw	Write Data Setup Time	40	-	ns	
tонw	Write Data Hold Time	7	-	ns	
t DHR	Read Data Hold Time	20	-	ns	
tон	Output Disable Time	-	70	ns	
tACC	Access Time	-	140	ns	
t pwlr	Read Low Time	120	-	ns	
t PWLW	Write Low Time	60	-	ns	
t PWHR	Read High Time	60	-	ns	
t PWHW	Write High Time	60	-	ns	
tcs	Chip Select Setup Time	0	-	ns	
tcsн	Chip Select Hold Time to Read Signal	0	-	ns	
t CSF	Chip Select Hold Time	20	-	ns	
t R	Rise Time	-	40	ns	
t⊧	Fall Time	-	40	ns	



design • manufacture • supply

8.3.3 Serial Interface Timing Characteristics: (4-wire SPI)


Symbol	Description	Min	Max	Unit
tcycle	Clock Cycle Time	100	-	ns
tas	Address Setup Time		-	ns
tан	Address Hold Time	15	-	ns
tcss	Chip Select Setup Time	20	-	ns
tcsн	Chip Select Hold Time	10	-	ns
tosw	Write Data Setup Time	15	-	ns
tонw	Write Data Hold Time	15	-	ns
t CLKL	Clock Low Time	20	-	ns
t CLKH	Clock High Time	20	-	ns
tr	Rise Time	-	40	ns
t⊧	Fall Time	-	40	ns




8.3.4 Serial Interface Timing	Characteristics: ((3-wire SPI)
-------------------------------	--------------------	--------------

Symbol	Description	Min	Мах	Unit
tcycle	Clock Cycle Time	100	-	ns
tcss	Chip Select Setup Time	20	-	ns
tсsн	Chip Select Hold Time	10	-	ns
tosw	Write Data Setup Time	15	-	ns
tонw	Write Data Hold Time	15	-	ns
t CLKL	Clock Low Time	20	-	ns
t CLKH	Clock High Time	20	-	ns
tR	Rise Time	-	40	ns
tF	Fall Time	-	40	ns


* (V_DD - V_SS = 1.65V to 3.3V, T_a = 25°C)





Symbol	Description	Min	Max	Unit
tcycle	Clock Cycle Time	2.5	-	us
t hstart	Start Condition Hold Time	0.6	-	us
tнd	Data Hold Time (for "SDAout" Pin) Data Hold Time (for "SDAIN" Pin)	0 300	-	ns
tsd	Data Setup Time	100	-	ns
	Start Condition Setup Time			
t sstart	(Only relevant for a repeated Start condition)	0.6	-	US
t SSTOP	Stop Condition Setup Time	0.6	-	us
t R	Rise Time for Data and Clock Pin		300	ns
t⊧	Fall Time for Data and Clock Pin		300	ns
tidle	Idle Time before a New Transmission can Start	1.3	-	us

* $(V_{DD} - V_{SS} = 1.65V \text{ to } 3.3V, T_a = 25^{\circ}C)$



9. Reliability

9.1 Contents of Reliability Tests

Item	Conditions	Criteria
High Temperature Operation	70°C ,240hrs	
Low Temperature Operation	-30°C,240hrs	
High Temperature Storage	80°C ,240hrs	The operational
Low Temperature Storage	-40°C,240hrs	
	60°C,90%RH,120hrs,	functions work.
High Temperature/Humidity Operation/ Thermal Shock	$-40^{\circ}C \Leftrightarrow 85^{\circ}C$, 24 cycles	
	60 mins dwell	

* The samples used for the above tests do not include polarizer.

* No moisture condensation is observed during tests.

9.2 Lifetime

End of lifetime is specified as 50% of initial brightness reached.

Parameter	Min	Т <mark>у</mark> р.	Max	Unit	Condition	Notes
Operating Life Time	-		-	hr	100 cd/m ₂ , 50% Checkerboard	6

Note 6: The average operating lifetime at room temperature is estimated by the accelerated operation at high temperature conditions.

9.3 Failure Check Standard

After the completion of the described reliability test, the samples were left at room temperature for 2 hrs prior to conducting the failure test at $23\pm5^{\circ}$ C; $55\pm15^{\circ}$ RH.


9.4Mechanical Test

Mechanical Te	st		
Vibration test	Endurance test applying the vibration during transportation and using.	10~22Hz→1.5mmp-p 22~500Hz→1.5G Total 0.5hrs	
Shock test	Constructional and mechanical endurance test applying the shock during transportation.	50G Half sign wave 11 msedc 3 times of each direction	
Atmospheric pressure test	Endurance test applying the atmospheric pressure during transportation by air.	115mbar 40hrs	

10. Inspection specification

NO	Item	Criterion				AQL
01	Electrical Testing	defect. 1.2 Missing cha 1.3 Display malf 1.4 No function	racter , d function. or no dis sumption le defect uct types.	play. exceeds product	-	0.65
02	Black or white spots (display only)	than three w	hite or b	ts on display \leq 0.2 lack spots present more than two sp		2.5
03	Black spots, white spots, contaminatio	3.1 Round type Φ=(x + y) /	2	wing drawing	 supply 	2.5
	n (non-display)	3.2 Line type : (→ L ₩ L ₩	(As follow Length L≦3.0 L≦2.5 	ving drawing) Width W \leq 0.02 0.02 <w<math>\leq0.03 0.03<w<math>\leq0.05 0.05<w< td=""></w<></w<math></w<math>	Acceptable Q TY Accept no dense 2 As round type	2.5
04	Polarizer bubbles	If bubbles are v judge using blac specifications, r easy to find, mu check in specify direction.	ck spot not ust	Size Φ $\Phi \le 0.20$ $0.20 < \Phi \le 0.50$ $0.50 < \Phi \le 1.00$ $1.00 < \Phi$ Total Q TY	Acceptable Q TY Accept no dense 3 2 0 3	2.5

05 Scratches Follow NO.3 Black spots, white spots, contamination Symbols Define: Symbols Define: Symbols Define: x: Chip length y: Chip width z: Chip thickness k: Seal width t: Glass thickness a: Side length L: Electrode pad length: 6.1 General glass chip : 6.1.1 Chip on panel surface and crack between panels:	Symbols Define: x: Chip length y: Chip width z: Chip thickness k: Seal width t: Glass thickness a: Side length L: Electrode pad length: 6.1 General glass chip :	05	Scratches		ots, white spots, cont	amination	
 x: Chip length y: Chip width z: Chip thickness k: Seal width t: Glass thickness a: Side length L: Electrode pad length: 6.1 General glass chip : 	$06 \begin{array}{c} \text{Chipped} \\ \text{glass} \\ \text{Chipped} \\ \text{General glass} \\ \text{Chipped} \\ \text{Chipped} \\ 06 \begin{array}{c} \text{Chipped} \\ \text{glass} \\ \text{Chipped} \\ \text{glass} \\ \text{Chipped} \\ \text{General glass} \\ \text{General glass} \\ \text{Chipped} \\ \text{Chipped} \\ \text{Chipped} \\ \text{Chipped} \\ \text{Chipped} \\ \text{Chipped} \\ Chi$			Symbole Define:			
06Chipped glass $Z \leq 1/2t$ Not over viewing area $x \leq 1/8a$ $1/2t < z \leq 2t$ Not exceed $1/3k$ $x \leq 1/8a$ \odot If there are 2 or more chips, x is total length of each chip. $6.1.2$ Corner crack:		06	glass	x: Chip length y k: Seal width t L: Electrode pad length 6.1 General glass chip 6.1.1 Chip on panel s x x x z: Chip thickness $z \le 1/2t$ $1/2t < z \le 2t$ \odot If there are 2 or mo	: Glass thickness a: th: o : urface and crack betw y k for a construction y: Chip width Not over viewing area Not exceed 1/3k	Side length veen panels: $x \ge 1/8a$ $x \le 1/8a$	
z: Chip thicknessy: Chip widthx: Chip length $Z \le 1/2t$ Not over viewing $x \le 1/8a$					area		
$Z \le 1/2t \qquad \text{Not over viewing} \qquad x \le 1/8a$	area			$1/2t < z \leq 2t$	Not exceed 1/3k	x≦1/8a	



NO	Item	Criterion	AQL
07	Cracked glass	With extensive crack is not acceptable.	2.5
08	Backlight elements	 8.1 Illumination source flickers when lit. 8.2 Spots or scratched that appear when lit must be judged. Using Spot, lines and contamination standards. 8.3 Backlight doesn't light or color wrong. 	0.65 2.5 0.65
09	Bezel	9.1 Bezel may not have rust, be deformed or have fingerprints, stains or other contamination.9.2 Bezel must comply with job specifications.	2.5 0.65
10	PCB、COB desig	 10.1 COB seal may not have pinholes larger than 0.2mm or contamination. 10.2 COB seal surface may not have pinholes through to the IC. 10.3 The height of the COB should not exceed the height indicated in the assembly diagram. 10.4 There may not be more than 2mm of sealant outside the seal area on the PCB. And there should be no more than three places. 10.5 No oxidation or contamination PCB terminals. 10.6 Parts on PCB must be the same as on the production characteristic chart. There should be no wrong parts, missing parts or excess parts. 10.7 The jumper on the PCB should conform to the product characteristic chart. 10.8 If solder gets on bezel tab pads, LED pad, zebra pad or screw hold pad, make sure it is smoothed down. 	 2.5 2.5 2.5 2.5 0.65 0.65 2.5
11	Soldering	 11.1 No un-melted solder paste may be present on the PCB. 11.2 No cold solder joints, missing solder connections, oxidation or icicle. 11.3 No residue or solder balls on PCB. 11.4 No short circuits in components on PCB. 	2.5 2.5 2.5 0.65

NO	Item	Criterion	AQL
	General appearance	 12.1 No oxidation, contamination, curves or, bends on interface Pin (OLB) of TCP. 12.2 No cracks on interface pin (OLB) of TCP. 	2.5 0.65
		12.3 No contamination, solder residue or solder balls on	2.5
		product.	2.5
		12.4 The IC on the TCP may not be damaged, circuits.	2.5
		12.5 The uppermost edge of the protective strip on the	
12		interface pin must be present or look as if it cause the interface pin to sever.	2.5
		12.6 The residual rosin or tin oil of soldering (component or	2.5
		chip component) is not burned into brown or black color.	0.65
		12.7 Sealant on top of the ITO circuit has not hardened.	0.65
		12.8 Pin type must match type in specification sheet.	0.65
		12.9 Pin loose or missing pins.	
		12.10 Product packaging must the same as specified on packaging specification sheet.	0.65
		12.11 Product dimension and structure must conform to	
		product specification sheet.	

design • manufacture • supply

Standard :

Defect item Sorting		Defect judgment
No Display	Major	
Dark crisscross line	Major	
Short	Major	
Miss line	Major	
Wrong Display	Major	

Display Uneven	Major					
Dark dot and light line	Major					
MDAS						

design • manufacture • supply