# Enhanced, High-Efficiency Power Factor Controller

The 6-pin PFC controller NCP1602 is designed to drive PFC boost stages. It is based on an innovative Valley Synchronized Frequency Fold-back (VSFF) method. In this mode, the circuit classically operates in Critical conduction Mode (CrM) when  $V_{control}$  voltage exceeds a programmable value  $V_{ctrl,FF}$ . When  $V_{control}$  is below this preset level  $V_{ctrl,FF}$ , the NCP1602 (versions [B\*\*] and [D\*\*]) linearly decays the frequency down to about 30 kHz until  $V_{control}$  reaches the SKIP mode threshold. VSFF maximizes the efficiency at both nominal and light load. In particular, the stand-by losses are reduced to a minimum. Like in FCCrM controllers, internal circuitry allows near—unity power factor even when the switching frequency is reduced. Housed in a TSOP6 package, the circuit also incorporates the features necessary for robust and compact PFC stages, with few external components.

#### **General Features**

- Near-Unity Power Factor
- Two-Level Boost Follower Line Level Dependent (disabled by default)
- Critical Conduction Mode (CrM)
- Valley Synchronized Frequency Fold–back (VSFF): Low Frequency Operation is Forced at Low Current Levels (9 pre–programmed settings).
- Works With or Without a Transformer w/ ZCD Winding (simple inductor)
- On-time Modulation to Maintain a Proper Current Shaping in VSFF Mode
- Skip Mode at Very Low Load Current (versions [B\*\*] and [D\*\*])
- Fast Line / Load Transient Compensation (*D*ynamic *R*esponse *E*nhancer)
- Valley Turn-on
- High Drive Capability: -500 mA / +800 mA
- V<sub>CC</sub> Range: from 9.5 V to 30 V
- Low Start-up Consumption for:

[\*\*C] & [\*\*D] Versions: Low *Vcc* Start–up level (10.5 V) [\*\*A] & [\*\*B] Versions: High *Vcc* Start–up level (17.0 V)

- Line Range Detection for Reduced Crossover Frequency Spread
- This is a Pb-Free Device

#### **Safety Features**

- Thermal Shutdown
- Non-latching, Over-Voltage Protection
- Second Over-Voltage Protection
- Brown-Out Detection
- Soft–Start for Smooth Start–up Operation ([\*\*C] & [\*\*D] Versions)
- Over Current Limitation
- Disable Protection if the Feedback Pin is Not Connected
- Low Duty-Cycle Operation if the Bypass Diode is Shorted
- Open Ground Pin Fault Monitoring



#### ON Semiconductor®

www.onsemi.com



TSOP-6 SN SUFFIX CASE 318G

#### **MARKING DIAGRAM**




AEA = Specific Device Code A = Assembly Location

Y = Year W = Work Week • = Pb-Free Package

(Note: Microdot may be in either location)

#### **PIN CONNECTIONS**



#### **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 2 of this data sheet.

#### **Typical Applications**

- PC Power Supplies
- Lighting Ballasts (LED, Fluorescent)
- Flat TV
- All Off Line Appliances Requiring Power Factor Correction

#### **DEVICE ORDERING INFORMATION**

Operating Part Number (OPN)	Marking (L <sub>1</sub> , L <sub>2</sub> , L <sub>3</sub> )	Package Type	Tape and Reel Size
NCP1602ABASNT1G	ABA		
NCP1602AEASNT1G	AEA	TSOP-6	
NCP1602DCCSNT1G	DCC	(Pb-Free)	
NCP1602DFCSNT1G	DFC		

NOTE: Other  $L_1$ ,  $L_2$ ,  $L_3$  combinations are available upon request.

Product versions are coded with three letters  $(L_1,L_2,L_3)$ .

Table 1. NCP1602 1st LETTER CODING OF PRODUCT VERSIONS

L <sub>1</sub>	Brown-out Function	Skip Mode Function
Α	NO	NO
В	NO	YES (trim)
С	YES (trim)	NO
D	YES (trim)	YES (trim)

Table 2. NCP1602 2<sup>nd</sup> LETTER CODING OF PRODUCT VERSIONS

L <sub>2</sub>	CrM to DCM V <sub>CTRL</sub> Threshold (V)	t <sub>ON,max,LL</sub> (μs)	t <sub>ON,max,HL</sub> (μs)
В	1.026	25	8.33
С	1.296	25	8.33
E	1.553	12.5	4.17
F	2.079	12.5	4.17

#### Table 3. NCP1602 3<sup>rd</sup> LETTER CODING OF PRODUCT VERSIONS

L <sub>3</sub>	V <sub>CC</sub> Startup Level (V)	2-Level Boost Follower Feature
Α	17.0	NO
В	17.0	YES (trim)
С	10.5	NO
D	10.5	YES (trim)




Figure 1. NCP1602 Application Schematic

**Table 4. DETAILED PIN DESCRIPTION** 

Pin Number	Name	Function	
1	VCTRL	The error amplifier output is available on this pin. The network connected between this p and ground adjusts the regulation loop bandwidth that is typically set below 20 Hz to ach high Power Factor ratios.  VCTRL pin is internally pulled down when the circuit is off so that when it starts operation power increases slowly to provide a soft–start function.  VCTRL pin must not be controlled or pulled down externally.	
2	GND	Connect this pin to the PFC stage ground.	
3	CS / ZCD	This pin monitors the MOSFET current to limit its maximum current.  This pin is the output of a resistor bridge connected between the drain and the source of the power MOSFET. Internal circuitry takes care of extracting $V_{in}$ , $V_{out}$ , $I_{ind}$ and ZCD	
4	DRV	The high–current capability of the totem pole gate drive (–0.5/+0.8A) makes it suitable to effectively drive high gate charge power MOSFETs.	
5	VCC	This pin is the positive supply of the IC. The circuit starts to operate when VCC exceeds 17.0 V ([**A] & [**B] Versions) or 10.5 V ([**C] & [**D] Versions) and turns off when VCC goes below 9.0 V (typical values). After start–up, the operating range is 9.5 V up to 30 V.	
6	FB	This pin receives a portion of the PFC output voltage for the regulation and the Dynamic Response Enhancer (DRE) that drastically speeds—up the loop response when the output voltage drops below 95.5% of the desired output level.  FB pin voltage $V_{FB}$ is also the input signal for the (non–latching) Over–Voltage (OVP) and Under–Voltage (UVP) comparators. The UVP comparator prevents operation as long as FB pin voltage is lower than $V_{UVPH}$ internal voltage reference. A SOFTOVP comparator gradually reduces the duty–ratio when FB pin voltage exceeds 105% of $V_{REF}$ . If the output voltage still increases, the driver is immediately disabled if the output voltage exceeds 107% of the desired level (fast OVP).  A 250–nA sink current is built–in to trigger the UVP protection and disable the part if the feedback pin is accidently open.	

**Table 5. MAXIMUM RATINGS TABLE** 

Symbol	Pin	Rating	Value	Unit
VCTRL	1	V <sub>CONTROL</sub> pin	-0.3, V <sub>ctrl,max</sub> (*)	V
CS/ZCD	3	CS/ZCD Pin	-0.3, +9	V
DRV	4	Driver Voltage Driver Current	V mA	
VCC	5	Power Supply Input	-0.3, + 30	V
VCC	5	Maximum (dV/dt) that can be applied to VCC	****	
FB	6	Feedback Pin	Feedback Pin -0.3, +9	
$P_{D} \ R_{ hetaJA}$		Power Dissipation and Thermal Characteristics  Maximum Power Dissipation @ T <sub>A</sub> =70°C 550  Thermal Resistance Junction to Air 145		mW °C/W
TJ		Operating Junction Temperature Range -40 to+125		°C
$T_{J,max}$		Maximum Junction Temperature 150		°C
$T_{S,max}$		Storage Temperature Range	-65 to 150	°C
$T_{L,max}$		Lead Temperature (Soldering, 10 s) 300		°C
MSL		Moisture Sensitivity Level	Moisture Sensitivity Level 1	
		ESD Capability, HBM model (Note 1) > 2000		V
		ESD Capability, Charged Device Model (Note 1)	> 1500	V

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

\*"V<sub>Ctrl,max</sub>" is the VCTRL pin clamp voltage. "V<sub>DRV</sub>" is the DRV clamp voltage (V<sub>DRVhigh</sub>) if V<sub>CC</sub> is higher than (V<sub>DRVhigh</sub>). "V<sub>DRV</sub>" is V<sub>CC</sub> otherwise.

1. This device(s) contains ESD protection and exceeds the following tests:

Human Body Model 2000 V per JEDEC Standard JESD22–A114E

Charged Device Model Method 1500 V per JEDEC Standard JESD22–C101E.

<sup>2.</sup> This device contains latch-up protection and exceeds 100 mA per JEDEC Standard JESD78.

 $\label{eq:table 6. TYPICAL ELECTRICAL CHARACTERISTICS} (Conditions: V_{CC} = 18 \text{ V}, T_J \text{ from } -40^{\circ}\text{C to } +125^{\circ}\text{C}, \text{ unless otherwise specified) (Note 3)}$ 

Symbol	Rating	Min	Тур	Max	Unit
TART-UP AN	D SUPPLY CIRCUIT				
$V_{CC,on}$	Start–Up Threshold, V <sub>CC</sub> increasing: [**C] & [**D] Versions [**A] & [**B] Versions	9.75 15.80	10.50 17.00	11.25 18.20	V
$V_{\rm CC,off}$	Minimum Operating Voltage, V <sub>CC</sub> falling	8.50	9.00	9.50	V
$V_{\rm CC,hyst}$	Hysteresis ( $V_{CC,on} - V_{CC,off}$ ) [**C] & [**D] Versions [**A] & [**B] Versions	0.75 6.00	1.50 8.00	- -	V
I <sub>CC,start</sub>	Maximum Start-Up Current, for V <sub>CC</sub> lower than 9.4 V, below startup voltage	_	_	480	μΑ
I <sub>CC,op1</sub>	Operating Consumption, no switching.	-	0.5	1.00	mA
I <sub>CC,op2</sub>	Operating Consumption, 50-kHz switching, no load on DRV pin	_	2.00	3.00	mA
•	FOLD-BACK DEAD TIME FOR CONFIGURATIONS L <sub>2</sub> = B, E, H @ $K_m$ = 2.28				,1
t <sub>DT,B,1</sub>	Dead-Time, $V_{ctrl} = 0.65 \text{V w/ B config}$	5.73	7.64	9.55	μs
t <sub>DT,B,2</sub>	Dead-Time, V <sub>ctrl</sub> = 0.75V w/ B config	2.91	3.88	4.85	μs
t <sub>DT,E,1</sub>	Dead-Time, V <sub>ctrl</sub> = 0.65V w/ E config	9.96	13.28	16.60	μS
t <sub>DT,E,2</sub>	Dead-Time, V <sub>ctrl</sub> = 0.75V w/ E config	6.70	8.93	10.80	μS
t <sub>DT,C,1</sub>	Dead-Time, V <sub>ctrl</sub> = 0.65V w/ C config	8.90	11.90	14.84	μs
t <sub>DT,C,2</sub>	Dead-Time, V <sub>ctrl</sub> = 0.75V w/ C config	5.69	7.50	9.48	μs
t <sub>DT,F,1</sub>	Dead-Time, V <sub>ctrl</sub> = 0.65V w/ F config	13.00	17.30	21.66	μs
t <sub>DT,F,2</sub>	Dead-Time, V <sub>ctrl</sub> = 0.75V w/ F config	9.97	13.10	16.61	μS
rM TO DCM T	HRESHOLD AND HYSTERESIS		1	•	
V <sub>ctrl,th,B</sub>	V <sub>ctrl</sub> threshold CrM to DCM mode w/ B config	0.923	1.026	1.129	V
V <sub>ctrl,th,E</sub>	V <sub>ctrl</sub> threshold CrM to DCM mode w/ E config	1.398	1.553	1.708	V
V <sub>ctrl,th,C</sub>	V <sub>ctrl</sub> threshold CrM to DCM mode w/ C config	1.16	1.29	1.43	V
V <sub>ctrl,th,F</sub>	V <sub>ctrl</sub> threshold CrM to DCM mode w/ F config	1.865	2.08	2.29	V
KIP CONTRO	L ([B**] & [D**] Versions)		1	•	.1
V <sub>SKIP-H</sub>	V <sub>ctrl</sub> pin SKIP Level, V <sub>control</sub> rising	555	617	678	mV
V <sub>SKIP-L</sub>	V <sub>ctrl</sub> pin SKIP Level, V <sub>control</sub> falling	516	593	665	mV
V <sub>SKIP-Hyst</sub>	V <sub>ctrl</sub> pin SKIP Hysteresis	-	30	_	mV
ATE DRIVE			•		
t <sub>R</sub>	Output voltage rise–time @ $C_L$ = 1 nF, 10–90% of output signal	-	30	_	ns
t <sub>F</sub>	Output voltage fall–time @ $C_L$ = 1 nF, 10–90% of output signal	_	20	_	ns
R <sub>OH</sub>	Source resistance @ 200 mV under High VCC	_	10	_	Ω
R <sub>OL</sub>	Sink resistance @200 mV above Low VCC	-	7	-	Ω
$V_{DRV,low}$	DRV pin level for $V_{CC} = V_{CC,off} + 200 \text{ mV} (10-\text{k}\Omega \text{ resistor between DRV and GND})$	8.0	-	_	V
$V_{DRV,high}$	DRV pin level at $V_{CC}$ = 30 V ( $R_L$ = 33 k $\Omega$ & $C_L$ = 1 nF)	10	12	14	V
EGULATION	BLOCK		-	-	-
V <sub>REF</sub>	Feedback Voltage Reference	2.44	2.50	2.56	V
V <sub>REF2,HL</sub>	Feedback Voltage Reference #2 @ High Line		2.50	2.56	V
V <sub>REF2,LL</sub>	Feedback Voltage Reference #2 @ Low Line	1.56	1.60	1.64	V
I <sub>EA</sub>	Error Amplifier Current Capability, Sinking and Sourcing	15	20	26	μΑ

<sup>3.</sup> The above specification gives the targeted values of the parameters. The final specification will be available once the complete circuit characterization has been performed.

Symbol	Rating	Min	Тур	Max	Unit
REGULATION B	BLOCK				
G <sub>EA</sub>	Error Amplifier Gain	110	200	290	μS
V <sub>ctrl</sub> V <sub>ctrl,min</sub> V <sub>ctrl,max</sub>	$VCTRL$ pin Voltage ( $V_{Ctrl}$ ): - @ $V_{FB}$ = 2 V (OTA is sourcing 20 μA) - @ $V_{FB}$ = 3 V (OTA is sinking 20 μA)	- -	4.5 0.5	_ _	V
V <sub>out,</sub> L / V <sub>REF2</sub>	Ratio ( $V_{out}$ Low Detect Threshold / $V_{REF}$ ) (guaranteed by design)	_	95.5	-	%
H <sub>out,</sub> L / V <sub>REF2</sub>	Ratio (V <sub>out</sub> Low Detect Hysteresis / V <sub>REF</sub> ) (guaranteed by design)	_	0.35	-	%
I <sub>BOOST</sub>	VCTRL pin Source Current when (V <sub>OUT</sub> Low Detect) is activated	147	220	277	μΑ
CURRENT SEN	SE AND ZERO CURRENT DETECTION BLOCKS				
V <sub>CS(th)</sub>	Current Sense Voltage Reference	450	500	550	mV
V <sub>CS,OVS(th)</sub>	Current Sense Overstress Voltage Reference	675	750	825	mV
t <sub>LEB,OVS</sub>	"Overstress" Leading edge Blanking Time (guaranteed by design)	-	250	-	ns
t <sub>LEB,OCP</sub>	"Over-Current Protection" Leading edge Blanking Time (guaranteed by design)	_	400	_	ns
tocp	Over–Current Protection Delay from $V_{CS/ZCD} > V_{CS(th)}$ to DRV low (d $V_{CS/ZCD}$ / d $t$ = 10 V/ $\mu$ s)	-	40	200	ns
$V_{ZCD(th)H}$	Zero Current Detection, V <sub>CS/ZCD</sub> rising	8	35	62	mV
V <sub>ZCD(th)L</sub>	Zero Current Detection, V <sub>CS/ZCD</sub> falling	-68	-46	-25	mV
V <sub>ZCD(hyst)</sub>	Hysteresis of the Zero Current Detection Comparator	46	84	-	mV
	To discuss versus what esd protection will be used				
V <sub>CL(pos)</sub>	CS/ZCD Positive Clamp @ I <sub>CS/ZCD</sub> = 5 mA (guaranteed by design)	_	9.5	-	V
t <sub>ZCD</sub>	$(V_{CS/ZCD} < V_{ZCD(th)L})$ to (DRV high)	_	60	200	ns
t <sub>SYNC</sub>	Minimum ZCD Pulse Width	_	110	200	ns
t <sub>WDG</sub>	Watch Dog Timer	80	200	320	μs
t <sub>WDG(OS)</sub>	Watch Dog Timer in "OverStress" Situation	400	800	1200	μS
I <sub>ZCD(gnd)</sub>	Source Current for CS/ZCD pin impedance Testing	_	50	-	μΑ
I <sub>ZCD(Vcc)</sub>	Pull-up current source referenced to V <sub>cc</sub> for open pin detection		200	-	nA
STATIC OVP					
D <sub>MIN</sub>	Duty Cycle, $V_{FB} = 3 \text{ V}$ ( When low clamp of $V_{\text{ctrl}}$ is reached)	_	_	0	%
ON-TIME CONT	ROL (3 options for maximum t <sub>ON</sub> value)				
t <sub>on,LL,B</sub>	Maximum On Time, $avg(V_{CS}) = 0.9 \text{ V}$ and $V_{ctrl}$ maximum (CrM)	22.0	25.0	28.0	μS
t <sub>on,LL,E</sub>	Maximum On Time, $avg(V_{cs}) = 0.9 \text{ V}$ and $V_{ctrl}$ maximum (CrM)	11.4	12.5	13.6	μS
t <sub>on,LL,C</sub>	Maximum On Time, $avg(V_{cs}) = 0.9 \text{ V}$ and $V_{ctrl}$ maximum (CrM)	22.0	25.0	28.0	μS
t <sub>on,LL,F</sub>	Maximum On Time, $avg(V_{cs}) = 0.9 \text{ V}$ and $V_{ctrl}$ maximum (CrM)	11.4	12.5	13.6	μS
t <sub>on,HL,B</sub>	Maximum On Time, $avg(V_{cs}) = 2.8 \text{ V}$ and $V_{ctrl}$ maximum (CrM)	7.49	8.33	9.16	μS
t <sub>on,HL,E</sub>	Maximum On Time, $avg(V_{cs}) = 2.8 \text{ V}$ and $V_{ctrl}$ maximum (CrM)	3.75	4.17	4.59	μS
t <sub>on,HL,C</sub>	Maximum On Time, $avg(V_{cs}) = 2.8 \text{ V}$ and $V_{ctrl}$ maximum (CrM)	7.49	8.40	9.16	μS
t <sub>on,HL,F</sub>	Maximum On Time, $avg(V_{CS}) = 2.8 \text{ V}$ and $V_{ctrl}$ maximum (CrM)	3.75	4.20	4.59	μs
K <sub>ton,LL-HL</sub>	t <sub>ON</sub> @LL over t <sub>ON</sub> @HL ratio (all t <sub>ON</sub> versions)	_	3	-	w/o
	Specifying max t <sub>ON,min</sub> means t <sub>ON,min</sub> can go down to zero				
t <sub>on,LL,min</sub>	Minimum On Time, $avg(V_{CS}) = 0.9 \text{ V}$ (not tested, guaranteed by design)	-	300	-	ns

<sup>3.</sup> The above specification gives the targeted values of the parameters. The final specification will be available once the complete circuit characterization has been performed.

#### Table 6. TYPICAL ELECTRICAL CHARACTERISTICS

(Conditions:  $V_{CC}$  = 18 V,  $T_J$  from  $-40^{\circ}C$  to +125 $^{\circ}C$ , unless otherwise specified) (Note 3)

Symbol	Rating	Min	Тур	Max	Unit
ON-TIME CONTR	ROL (3 options for maximum t <sub>ON</sub> value)			•	•
t <sub>on,HL,min</sub>	Minimum On Time, $avg(V_{CS}) = 2.8 \text{ V}$ (not tested, guaranteed by design)	-	200	_	ns
FEED-BACK OV	ER AND UNDER-VOLTAGE PROTECTIONS (OVP and UVP)				
R <sub>softOVP</sub>	Ratio (Soft OVP Threshold, $V_{FB}$ rising) over $V_{REF}$ (or $V_{REF2}$ ) (guaranteed by design)	-	105	-	%
R <sub>softOVP(HYST)</sub>	Ratio (Soft OVP Hysteresis) over V <sub>REF</sub> (or V <sub>REF2</sub> ) (guaranteed by design)	-	1.87	_	%
R <sub>fastOVP</sub>	Ratio (Fast OVP Threshold, $V_{FB}$ rising) over $V_{REF}$ (or $V_{REF2}$ ) (guaranteed by design)	-	107	-	%
R <sub>fastOVP(HYST)</sub>	Ratio (Fast OVP Hysteresis) over V <sub>REF</sub> (or V <sub>REF2</sub> ) (guaranteed by design)	_	4.0	_	%
V <sub>UVPH</sub>	UVP Threshold, V <sub>FB</sub> increasing	555	612	670	mV
$V_{UVPL}$	UVP Threshold, V <sub>FB</sub> decreasing	252	303	357	mV
V <sub>UVP(HYST)</sub>	UVP Hysteresis	273	307	342	mV
$I_{B,FB}$	FB pin Bias Current @ $V_{FB} = V_{OVP}$ and $V_{FB} = V_{UVP}$	50	200	450	nA
BROWN-OUT PR	ROTECTION AND FEED-FORWARD (Vsns is an internal pin that replaces Vs	sense)			
V <sub>BOH</sub>	Brown–Out Threshold $V_{mains}$ increasing, $V_{FB}$ based ([C**] and [D**] versions)	754	819	894	mV
$V_{BOL}$	Brown–Out Threshold, $V_{mains}$ decreasing, $avg(V_{CS})$ based ([C**] and [D**] versions)	659	737	801	mV
V <sub>BO(HYST)</sub>	Brown-Out Comparator Hysteresis ([C**] and [D**] versions)	75	100	_	mV
t <sub>BO(blank)</sub>	Brown-Out Blanking Time ([C**] and [D**] versions)	36	50	67	ms
I <sub>VCTRL(BO)</sub>	VCTRL pin sink current during BO condition	20	30	42	μΑ
$V_{HL}$	Comparator Threshold for Line Range Detection, $avg(V_{CS})$ rising	1.718	1.801	1.882	V
$V_{LL}$	Comparator Threshold for Line Range Detection, $\operatorname{avg}(V_{CS})$ falling	1.310	1.392	1.474	V
V <sub>HL(hyst)</sub>	Comparator Hysteresis for Line Range Detection	75	400	_	mV
t <sub>HL(blank)</sub>	Blanking Time for Line Range Detection	13	25	43	ms
THERMAL SHUT	DOWN				
T <sub>LIMIT</sub>	Thermal Shutdown Threshold	150	-	_	°C
H <sub>TEMP</sub>	Thermal Shutdown Hysteresis	-	50	_	°C
SECOND OVERV	OLTAGE PROTECTION (OVP2)				
V <sub>OVP2H,HL</sub>	OVP2 Threshold, $V_{CS}$ rising, $K_{CS}$ = 138, @ $V_{REF2}$ = 2.5 V	3.048	3.175	3.302	V
$V_{\text{OVP2L},\text{HL}}$	OVP2 Threshold, $V_{CS}$ falling, $K_{CS}$ = 138, @ $V_{REF2}$ = 2.5 V	2.969	3.093	3.217	V
V <sub>OVP2(HYST),HL</sub>	OVP2 Comparator Hysteresis, K <sub>CS</sub> = 138, @ V <sub>REF2</sub> = 2.5 V	50	100	-	mV
V <sub>OVP2H,LL</sub>	OVP2 Threshold, $V_{CS}$ rising, $K_{CS}$ = 138, @ $V_{REF2}$ = 1.6 V	1.951	2.032	2.113	V
V <sub>OVP2L,LL</sub>	OVP2 Threshold, $V_{CS}$ falling, $K_{CS}$ = 138, @ $V_{REF2}$ = 1.6 V	1.901	1.980	2.059	V
V <sub>OVP2(HYST),LL</sub>	OVP2 Comparator Hysteresis, K <sub>CS</sub> = 138, @ V <sub>REF2</sub> = 1.6 V	30	50	-	mV
t <sub>LEB,OVP2</sub>	OVP2 Leading Edge Blanking Time, $V_{\rm CS}$ rising (guaranteed by design)	_	1000	-	ns
t <sub>RST(OVP2)</sub>	Reset Timer for OVP2 latch	400	800	1200	μS

<sup>3.</sup> The above specification gives the targeted values of the parameters. The final specification will be available once the complete circuit characterization has been performed.

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.





Figure 2. NCP1602 Block Diagram

#### TYPICAL CHARACTERISTICS



17.8

17.3

\$\hat{\text{9}}\$

16.3

15.8

-60 -40 -20 0 20 40 60 80 100 120 140

TJ, JUNCTION TEMPERATURE (°C)

Figure 3. Start-Up Threshold, V<sub>CC</sub> Increasing (V<sub>CC,on</sub>) vs. Junction Temperature (versions [\*\*C]&[\*\*D])

9.5

9.4 9.3

9.2

9.1 9.0 8.9 8.8

8.7 8.6

-60 -40

-20


0

20 40

Vcc(off) (V)

120 140

Figure 4. Start-Up Threshold, V<sub>CC</sub> Increasing (V<sub>CC,on</sub>) vs. Junction Temperature



 $\label{eq:TJ} T_{J}, \mbox{ JUNCTION TEMPERATURE (°C)} \\ \mbox{Figure 5. Minimum Operating Voltage, V}_{CC} \\ \mbox{Falling (V}_{CC,off}) \mbox{ vs. Junction Temperature} \\$ 

60

80 100




Figure 6. Hysteresis (V<sub>CC,on</sub> – V<sub>CC,off</sub>) vs. Junction Temperature (versions [\*\*C]&[\*\*D])




Figure 7. Hysteresis ( $V_{CC,on} - V_{CC,off}$ ) vs. Junction Temperature (versions [\*\*A]&[\*\*B])

Figure 8. Start-Up Current, V<sub>CC</sub> = 9.4 V, Below Startup Voltage (I<sub>CC,start</sub>) vs. Junction Temperature




Figure 9. Operating Consumption, No Switching (I<sub>CC,op1</sub>) vs. Junction Temperature




Figure 11. Dead-Time,  $V_{ctrl} = 0.65 \text{ V w/ B}$ Config  $(t_{DT,B,1})$  vs. Junction Temperature




Figure 13. Dead-Time,  $V_{ctrl} = 0.65 \text{ V w/}$  E Config ( $t_{DT,E,1}$ ) vs. Junction Temperature




Figure 10. Operation Consumption, 50-kHz Switching, No Load on DRV (I<sub>CC,op2</sub>) Pin vs.




Figure 12. Dead-Time,  $V_{ctrl} = 0.75 \text{ V w/}$  B Config  $(t_{DT,B,2})$  vs. Junction Temperature




Figure 14. Dead-Time,  $V_{ctrl} = 0.75 \text{ V w/}$ E Config ( $t_{DT,E,2}$ ) vs. Junction Temperature




Figure 15. Dead-Time,  $V_{ctrl} = 0.65 \text{ V w/}$  C Config  $(t_{DT,C,1})$  vs. Junction Temperature




Figure 16. Dead-Time, V<sub>ctrl</sub> = 0.75 V w/ C Config (t<sub>DT,C,2</sub>) vs. Junction Temperature




Figure 17. Dead-Time, V<sub>ctrl</sub> = 0.65 V w/ F Config (t<sub>DT,F,1</sub>) vs. Junction Temperature




Figure 18. Dead-Time,  $V_{ctrl} = 0.75 \text{ V w/}$ F Config ( $t_{DT,F,2}$ ) vs. Junction Temperature




Figure 19. V<sub>ctrl</sub> Threshold CrM to DCM Mode w/ B Config (V<sub>ctrl,th,B</sub>) vs. Junction Temperature





Figure 20. V<sub>ctrl</sub> Threshold CrM to DCM Mode w/ E Config (V<sub>ctrl,th,E</sub>) vs. Junction Temperature



0.635 0.635 (N) H 0.615 0.595 0.575 0.555 -60 -40 -20 40 60 80 100 120 140 T<sub>J</sub>, JUNCTION TEMPERATURE (°C)

Figure 23. V<sub>crtl</sub> Pin SKIP Level, V<sub>ctrl</sub> Rising (V<sub>SKIP-H</sub>) vs. Junction Temperature




Figure 25. DRV Pin Level for  $V_{CC} = V_{CC,off} +$ 200 mV (10-k $\Omega$  Resistor between DRV and GND) (V<sub>DRV,low</sub>) vs. Junction Temperature




Figure 24. V<sub>crtl</sub> pin SKIP Level, V<sub>ctrl</sub> Falling (V<sub>SKIP-L</sub>) vs. Junction Temperature




Figure 26. DRV Pin Level @  $V_{CC}$  = 30 V (R<sub>L</sub> = 33 k $\Omega$  & C<sub>L</sub> = 1 nF) (V<sub>DRV,high</sub>) vs. Junction Temperature




Figure 27. Feedback Voltage Reference (V<sub>REF</sub>) vs. Junction Temperature




Figure 28. Feedback Voltage Reference #2 @ High Line (V<sub>REF2.HL</sub>) vs. Junction Temperature




Figure 29. Feedback Voltage Reference #2 @ Low Line (V<sub>REF2,LL</sub>) vs. Junction Temperature




Figure 30. Error Amplifier Current Capability, Sourcing (I<sub>EA1</sub>) vs. Junction Temperature




Figure 31. Error Amplifier Current Capability, Sinking (I<sub>EA2</sub>) vs. Junction Temperature




Figure 32. Error Amplifier Transconductance (G<sub>EA</sub>) vs. Junction Temperature




Figure 33. V<sub>CTRL</sub> Pin Source Current when (V<sub>OUT</sub> Low Detect) is Activated (I<sub>BOOST</sub>) vs. Junction Temperature




Figure 35. Current Sense Overstress Voltage Reference (V<sub>CS,OVS(th)</sub>) vs. Junction




Figure 37. Zero Current Detection, V<sub>CS/ZCD</sub> Rising (V<sub>ZCD(th)H</sub>) vs. Junction Temperature




Figure 34. Current Sense Voltage Reference (V<sub>CS(th)</sub>) vs. Junction Temperature




Figure 36. Over-Current Protection Delay from V<sub>CS/ZCD</sub> > V<sub>CS(th)</sub> to DRV Low (d<sub>VCS/ZCD</sub> / dt = 10 V/us) (toca) vs. Junction Temperature




Figure 38. Zero Current Detection, V<sub>CS/ZCD</sub> Falling (V<sub>ZCD(th)L</sub>) vs. Junction Temperature




Figure 39. Hysteresis of the Zero Current Detection Comparator (V<sub>ZCD(hyst)</sub>) vs. Junction




Figure 41. Watch Dog Timer Duration (t<sub>WDG</sub>) vs. Junction Temperature




Figure 43. Maximum On Time,  $avg(V_{CS}) = 0.9 V$  &  $V_{ctrl}$  maximum (CrM) & Low Line for B Version ( $t_{on,LL,B}$ ) vs. Junction Temperature




Figure 40.  $(V_{CS/ZCD} < V_{ZCD(th)L})$  to (DRV high)  $(t_{ZCD})$  vs. Junction Temperature




Figure 42. Watch Dog Timer Duration in "OverStress" Situation (t<sub>WDG(OS)</sub>) vs. Junction Temperature




Figure 44. Maximum On Time,  $avg(V_{CS}) = 0.9 V$  &  $V_{ctrl}$  Maximum (CrM) & Low Line for E Version ( $t_{on,LL,E}$ ) vs. Junction Temperature




Figure 45. Maximum On Time,  $avg(V_{CS}) = 0.9 \text{ V}$ & V<sub>ctrl</sub> Maximum (CrM) & Low Line for C Version (ton.LL.C) vs. Junction Temperature




Figure 47. Maximum On Time, avg(V<sub>CS</sub>) = 2.8 V & V<sub>ctrl</sub> Maximum (CrM) & High Line for B Version (ton,HL,B) vs. Junction Temperature




Figure 49. Maximum On Time,  $avg(V_{CS}) = 2.8 \text{ V}$ & V<sub>ctrl</sub> Maximum (CrM) & High Line for C Version (ton,HL,C) vs. Junction Temperature




Figure 46. Maximum On Time,  $avg(V_{CS}) = 0.9 \text{ V}$ & V<sub>ctrl</sub> Maximum (CrM) & Low Line for




Figure 48. Maximum On Time, avg(V<sub>CS</sub>) = 2.8 V & V<sub>ctrl</sub> Maximum (CrM) & High Line for




Figure 50. Maximum On Time,  $avg(V_{CS}) = 2.8 \text{ V}$ & V<sub>ctrl</sub> Maximum (CrM) & High Line for F Version (ton,HL,F) vs. Junction Temperature




Figure 51. UVP Threshold,  $V_{FB}$  Increasing  $(V_{UVPH})$  vs. Junction Temperature




Figure 53. UVP Threshold Hysteresis (V<sub>UVPL(HYST)</sub>) vs. Junction Temperature




Figure 55. FB Pin Bias Current @  $V_{FB} = V_{UVP}$ ( $I_{B,FB2}$ ) vs. Junction Temperature




Figure 52. UVP Threshold, V<sub>FB</sub> Decreasing (V<sub>UVPL</sub>) vs. Junction Temperature




Figure 54. FB Pin Bias Current @  $V_{FB} = V_{OVP}$ ( $I_{B,FB1}$ ) vs. Junction Temperature





Figure 56. Brown-Out Threshold V<sub>mains</sub> Increasing, V<sub>FB</sub> Based ([C\*\*] and [D\*\*] Versions) (V<sub>BOH</sub>) vs. Junction Temperature



195 175 155 Vво(нүѕт) (mV) 135 115 95 75 -60 -40 -20 20 40 60 80 100 120 140 T<sub>J</sub>, JUNCTION TEMPERATURE (°C)

Decreasing, avg(V<sub>CS</sub>) Based ([C\*\*] and [D\*\*] Versions) (V<sub>BOL</sub>) vs. Junction Temperature 64 59 tBO(blank) (ms) 49 44 -60 -40 -20 20 40 60 80 100 120 140 T<sub>J</sub>, JUNCTION TEMPERATURE (°C)

Figure 58. Brown-Out Comparator Hysteresis ([C\*\*] and [D\*\*] Versions) (V<sub>BO(HYST)</sub>) vs.

Junction Temperature




Figure 59. Brown-Out Blanking Time ([C\*\*] and [D\*\*] Versions) (t<sub>BO(blank)</sub>) vs. Junction




Figure 60. V<sub>CTRL</sub> Pin Sink Current during BO Condition, (I<sub>VCTRL(BO)</sub>) vs. Junction





Figure 61. Comparator Threshold for Line Range Detection, avg(V<sub>CS</sub>) Rising, (V<sub>HL</sub>) vs.
Junction Temperature

Figure 62. Comparator Threshold for Line Range Detection, avg(V<sub>CS</sub>) Falling, (V<sub>LL</sub>) vs.
Junction Temperature

#### TYPICAL CHARACTERISTICS



 $K_{CS}$  = 138 ,  $@V_{REF2}$  = 1.6 V,  $(V_{OVP2H,LL})$  vs.

**Junction Temperature** 

 $K_{CS}$  = 138,  $@V_{REF2}$  = 2.5 V,  $(V_{OVP2(HYST),HL})$  vs.

**Junction Temperature** 




Figure 69. OVP2 Threshold,  $V_{CS}$  Falling,  $K_{CS}$  = 138,  $@V_{REF2}$  = 1.6 V,  $(V_{OVP2L,LL})$  vs. Junction Temperature

Figure 70. OVP2 Comparator Hysteresis,  $K_{CS} = 138$ ,  $@V_{REF2} = 1.6$  V,  $(V_{OVP2(HYST),LL})$  vs. Junction Temperature




Figure 71. Reset Timer for OVP2 Latch (t<sub>RST(OVP2)</sub>) vs. Junction Temperature

#### **Detailed Operating Description**

#### Introduction

NCP1602 is designed to optimize the efficiency of your PFC stage throughout the load range. In addition, it incorporates protection features for rugged operation. More generally, NCP1602 is ideal in systems where cost–effectiveness, reliability, low stand–by power and high efficiency are key requirements:

- Valley Synchronized Frequency Fold-back:

  NCP1602 is designed to drive PFC boost stages in so-called Valley Synchronized Frequency Fold-back (VSFF). In this mode, the circuit classically operates in Critical conduction Mode (CrM) when V<sub>ctrl</sub> exceeds a programmable value. When the V<sub>ctrl</sub> is below this preset level, NCP1602 linearly reduces the frequency down to about 33 kHz before reaching the SKIP threshold voltage (SKIP Mode versions [B\*\*] and [D\*\*]). VSFF maximizes the efficiency at both nominal and light load. In particular, stand-by losses are reduced to a minimum. Similarly to FCCrM controllers, an internal circuitry allows near—unity power factor even when the switching frequency is reduced.
- SKIP Mode (Versions [B\*\*] and [D\*\*]): to further optimize the efficiency, the circuit skips cycles at low load current when  $V_{\rm ctrl}$  reaches the SKIP threshold voltage. This is to avoid circuit operation when the power transfer is particularly inefficient at the cost of current distortion. This SKIP function is not present on versions [A\*\*] and [C\*\*]).
- Low Start—up Current and large V<sub>CC</sub> range ([\*\*A] & [\*\*B] versions): The start—up consumption of the circuit is minimized to allow the use of high—impedance start—up resistors to pre—charge the V<sub>CC</sub> capacitor. Also, the minimum value of the UVLO hysteresis is 6 V to avoid the need for large V<sub>CC</sub> capacitors and help shorten the start—up time without the need for too dissipative start—up elements. The [\*\*C] & [\*\*D] version is preferred in applications where the circuit is fed by an external power source (from an auxiliary power supply or from a downstream converter). Its maximum start—up level (11.25 V) is set low enough so that the circuit can be powered from a 12–V rail. After start—up, the high V<sub>CC</sub> maximum rating allows a large operating range from 9.5 V up to 30 V.
- Fast Line / Load Transient Compensation (Dynamic Response Enhancer): Since PFC stages exhibit low loop bandwidth, abrupt changes in the load or input voltage (e.g. at start—up) may cause excessive over or under—shoot. This circuit limits possible deviations from the regulation level as follows:
  - NCP1602 linearly decays the power delivery to zero when the output voltage exceeds 105% of its desired

- level (soft OVP). If this soft OVP is too smooth and the output continues to rise, the circuit immediately interrupts the power delivery when the output voltage is 107% above its desired level.
- NCP1602, dramatically speeds—up the regulation loop when the output voltage goes below 95.5% of its regulation level. This function is enabled only after the PFC stage has started—up to allow normal soft—start operation to occur.
- Safety Protections: Permanently monitoring the input and output voltages, the MOSFET current and the die temperature to protect the system from possible over–stress making the PFC stage extremely robust and reliable. In addition to the OVP protection, the following methods of protection are provided:
  - Maximum Current Limit: The circuit senses the MOSFET current and turns off the power switch if the set current limit is exceeded. In addition, the circuit enters a low duty-cycle operation mode when the current reaches 150% of the current limit as a result of the inductor saturation or a short of the bypass diode.
  - Under-Voltage Protection: This circuit turns off when it detects that the output voltage is below 12% of the voltage reference (typically). This feature protects the PFC stage if the ac line is too low or if there is a failure in the feedback network (e.g., bad connection).
  - **Brown–Out Detection:** The circuit detects low ac line conditions and stops operation thus protecting the PFC stage from excessive stress.
  - ◆ Thermal Shutdown: An internal thermal circuitry disables the gate drive when the junction temperature exceeds 150°C (typically). The circuit resumes operation once the temperature drops below approximately 100°C (50°C hysteresis).
- Output Stage Totem Pole: NCP1602 incorporates a
   -0.5 A / +0.8 A gate driver to efficiently drive most
   TO220 or TO247 power MOSFETs.

#### **NCP1602 Operation Modes**

As mentioned, NCP1602 PFC controller implements a *Valley Synchronized Frequency Fold–back (VSFF)* where:

- The circuit operates in classical *Cr*itical conduction
   *M*ode (*CrM*) when V<sub>ctrl</sub> exceeds a programmable
   value V<sub>ctrl.th.\*</sub>.
- ♦ When V<sub>ctrl</sub> is below this V<sub>ctrl,th</sub>,\*, the NCP1602 linearly reduces the operating frequency down to about 33 kHz
- When Vctrl reaches V<sub>crtl</sub> minimum value or the V<sub>ctrl</sub> SKIP mode threshold, the system works in low frequency burst mode.




Figure 72. Valley Switching Operation in CrM and DCM Modes

As illustrated in Figure 72, under high load conditions, the boost stage is operating in CrM but as the load is reduced, the controller enters controlled frequency discontinuous operation.

To further reduce the losses, the MOSFET turns on is stretched until its drain-source voltage is at its valley. The end of the dead time is synchronized with the drain-source ringing.

## Valley Synchronized Frequency Foldback (VSFF) a/ Valley Synchronized (VS)




Figure 73. Valley Synchronized Turn-on Block Diagram

Valley Synchronized is the first half of the VSFF system.

Synchronizing the Turn–on with the drain voltage valley maximizes the efficiency at both nominal and light load conditions. In particular, the stand–by losses are reduced to a minimum. The synchronization of Power MOSFET Turn–on (rising edge of CLK signal) with drain voltage valley is depicted on Figure 73. This method avoids system stalls between valleys. Instead, the circuit acts so that the PFC controller transitions from the n valley to (n+1) valley or vice versa from the n valley to (n-1) cleanly as illustrated

by the simulation results of Figure 74. When the Line voltage and inductor current are very low, or when the amplitude of the drain voltage gets too low (in the case of long dead times), the turn—on of the power MOSFET is no longer synchronized with the drain valley but will start exactly at the end of a programmed dead time looks to the ZCD TIMER block.

If no demagnetization is sensed the power MOSFET will be turned—on after a watchdog timing of 200–μs.




Figure 74. Clean Transition Without Hesitation Between Valleys

#### b/ Frequency Foldback (FF)

Frequency Foldback is the second half of the VSFF system.

When  $V_{\rm ctrl}$  falls below an option–programmable  $V_{\rm ctrl,th,*}$  threshold, the NCP1602 enters DCM and linearly reduces the operating frequency down to about 33 kHz by adding a dead–time after the end of inductor demagnetization. The end of the dead–time is synchronized with the valley in the

drain voltage, hence the name Valley Synchronized (VS). The lower the  $V_{ctrl}$  value, the longer the dead–time.

The Frequency Foldback (FF) system adjusts the on–time versus  $t_{DT}$  (see Figure 75) and the output power in order to ensure that the instantaneous mains current is in phase with the mains instantaneous voltage (creating a PF=1).




Figure 75. NCP1602 Clock, Dead Time and  $t_{\mbox{\scriptsize ON}}$  Waveforms

When the load is at its maximum (the maximum  $V_{ctrl}$  value and inductor peak current limitation is not triggering), the controller runs in CrM mode and the frequency  $(@V_{in}=V_{in,max})$  has its minimum value. As we start decreasing the output power, the  $V_{ctrl}$  voltage decreases, the switching frequency  $(@V_{in}=V_{in,max})$  increases and the controller stays in CrM mode until  $V_{ctrl}$  reaches a threshold voltage named  $V_{ctrl,th}$ . From this point, continuing to reduce the output power makes the controller to continue increase the dead time  $(T_{DT})$  after the end of demagnetization resulting in a DCM conduction mode and a switching frequency decrease (Frequency Foldback).

When the output power is reduced and we enter DCM mode, the switching frequency decreases down to a value given by the following equation, which is valid down to before entering SKIP mode. This minimum DCM frequency value is dominated by the dead time value,  $t_{ON}$  plus  $t_{DEMAG}$  being negligible versus  $t_{DT}$  that has reached is maximum value  $t_{DT,max}$ .

$$\text{Fsw, DCM, min} = \frac{1}{t_{\text{DT,max}} + t_{\text{ON}} + t_{\text{DEMAG}}} \approx \frac{1}{t_{\text{DT,max}}} \; \; (\text{eq. 1})$$

In order to have, depending on customer application, a different clamp of the maximum switching frequency ( $@V_{in}=V_{in,max}$ ), as well as different  $V_{ctrl}$  thresholds for CrM to DCM boundary, different product versions are made available (see Table 2).

Coding the second letter (L<sub>2</sub>) of the version code with letters A,B,C,D,E,F,G,H,I can be configured at the factory.

The Figure 76 and Figure 77 represent curves generated by an analytical model processed by a MathCad spreadsheet. The differences between the different possible configurations (E for the second letter of product version code is the default configuration) are evident. Notice that Figure 78 shows output power versus  $V_{ctrl}$  that depends only on  $t_{ON,max}$  and on inductor value (the higher the inductor value, the higher the  $P_{out}$  value)




Figure 76. Switching frequency (@ $V_{in}=V_{in,max}$ ) versus  $V_{ctrl}$  (No L dependent): Default = [\*E\*]




Figure 77. Maximum Inductor Peak Current (@ $V_{in}=V_{in,max}$ ) versus  $V_{ctrl}$  (L dependent): Default = [\*E\*]




Figure 78. Output Power  $P_{out}$  versus  $V_{ctrl}$  and  $T_{ON,max}$  (L dependent): Default = [\*E\*]

#### CrM-DCM and DCM-CrM Transition Hysteresis

Hesitation of the system to transition between the modes *CrM* and *DCM* may have a consequences on inductor current shape and distort the mains current, resulting in a bad PF value when the operating point is at the *CrM-DCM* boundary.

To avoid such undesired behavior, a 40–mV hysteresis is added on  $V_{ctrl}$  threshold. The  $V_{ctrl}$  threshold for transitioning from CrM to DCM mode is named  $V_{ctrl,th}$ , \* (see Table 6) and the  $V_{ctrl}$  threshold for transitioning from DCM to CrM mode is  $V_{ctrl,th}$ , \* + 40 mV.

## NCP1602 Skip Mode (Active on Versions [B\*\*] and [D\*\*], Disabled on Versions [A\*\*] and [C\*\*])

The circuit also skips cycles when  $V_{ctrl}$  decreases towards  $V_{SKIP-L}$  threshold. A comparator monitors the  $V_{ctrl}$  voltage and inhibits the drive when  $V_{ctrl}$  is lower than the SKIP Mode threshold  $V_{SKIP-L}$ . Switching resumes when  $V_{ctrl}$  exceeds  $V_{SKIP-H}$  threshold. The skip mode capability is disabled whenever the PFC stage is not in nominal operation (as dictated by the PFCOK signal – see PFCOK Operation section).

## NCP1602 On-time Modulation and V<sub>TON</sub> Processing Circuit

Let's analyze the ac line current absorbed by the PFC boost stage. The initial inductor current at the beginning of each switching cycle is always zero. The coil current ramps up when the MOSFET is on. The slope is  $(V_{in}/L)$  where L is the coil inductance. At the end of the on–time  $(t_I)$ , the inductor starts to demagnetize. The inductor current ramps down until it reaches zero. The duration of this phase is  $(t_2)$ . In some cases, the system enters then the dead–time  $(t_3)$  that lasts until the next clock is generated.

One can show that the ac line current is given by:

$$I_{in} = V_{in} \frac{t_1(t_1 + t_2)}{2TL}$$
 (eq. 2)

Where

$$T = t_1 + t_2 + t_3$$
 (eq. 3)

is the switching period and  $V_{in}$  is the ac line rectified voltage. In light of this equation, we immediately note that  $I_{in}$  is proportional to  $V_{in}$  if  $[t_1.(t_1+t_2)/T]$  is a constant.




Figure 79. PFC Boost Converter and Inductor Current in DCM

The NCP1602 operates in voltage mode. As portrayed by Figure 79 & Figure 80, the MOSFET on—time  $t_1$  is set by a dedicated circuitry monitoring  $V_{\rm ctrl}$  and dead—time  $t_{\rm DT}$  ensuring  $[t_1.(t_1+t_2)/T]$  is constant and as a result making  $I_{in}$  proportional to  $V_{in}$  (PF=1)

On–time  $t_1$  is also called  $t_{on}$  and its maximum value  $t_{on,max}$  is obtained when  $V_{ctrl}$  is at maximum level. The internal circuitry makes  $t_{on,max}$  at High Line condition (HLINE) to be 3 times the  $t_{on,max}$  at Low Line condition (LLINE) (low–pass filtered internal CS–pin voltage is compared to  $V_{HL}$  and  $V_{LL}$  for deciding whether we are in HLINE or in

LLINE). Two other values of  $t_{on,max}$  are offered as options (see Figure 78).

The input current is then proportional to the input voltage. Hence, the ac line current is properly shaped.

One can note that this analysis is also valid in the CrM case. This condition is just a particular case of this functioning where  $(t_3=0)$ , which leads to  $(t_1+t_2=T)$  and  $(V_{ton}=V_{regul})$ . That is why the NCP1602 automatically adapts to the conditions and transitions from DCM and CrM (and vice versa) without power factor degradation and without discontinuity in the power delivery.




Figure 80. PWM Circuit and Timing Diagram

#### NCP1602 Regulation Block and Output Voltage Control

A trans–conductance error amplifier (OTA) with access to the inverting input and output is provided. It features a typical trans–conductance gain of 200  $\mu$ S and a maximum current capability of  $\pm 20~\mu$ A. The output voltage of the PFC stage is typically scaled down by a resistors divider and monitored by the inverting input (pin FB). Bias current is minimized (less than 500 nA) to allow the use of a high impedance feed–back network. However, it is high enough so that the pin remains in low state if the pin is not connected.

The output of the error amplifier is brought to pin VCTRL for external loop compensation. Typically a type–2 network is applied between pin VCTRL and ground, to set the regulation bandwidth below about 20 Hz and to provide a decent phase boost.

The swing of the error amplifier output is limited within an accurate range:

- It is forced above a voltage drop  $(V_F)$  by some circuitry.
- It is clamped not to exceed 4.0 V + the same V<sub>F</sub> voltage drop.

The  $V_F$  value is 0.5 V typically.

The regulated output voltage  $V_{out}$  uses a reference voltage that has two possible values based on mains voltage level.

For LLINE = 0  $V_{REF} = 2.5 \text{ V}$  and for LLINE = 1  $V_{REF} = V_{REF2} = 1.6 \text{ V}$  so the output voltage will have for example a 390 V value for Highline (LLINE = 0) and a 250 V value for Lowline (LLINE = 1).

This feature that can be named "two level boost follower" is not active by default but can be enabled by OTP programming.

Given the low bandwidth of the regulation loop, abrupt variations of the load, may result in excessive over or under–shoot. Over–shoot is limited by the Over–Voltage Protection connected to FB pin (Feedback).

NCP1602 embeds a "Dynamic Response Enhancer" circuitry (DRE) that contains under–shoots. An internal comparator monitors the FB pin voltage ( $V_{FB}$ ) and when  $V_{FB}$  is lower than 95.5% of its nominal value, it connects a 200– $\mu$ A current source to speed–up the charge of the compensation network. Effectively this appears as a 10x increase in the loop gain.

The circuit also detects overshoot and immediately reduces the power delivery when the output voltage exceeds 105% of its desired level.

The error amplifier OTA and the OVP, UVP and DRE comparators share the same input information. Based on the typical value of their parameters and if (V<sub>out,nom</sub>) is the output voltage nominal value (e.g., 390 V), we can deduce:

- Output Regulation Level: V<sub>out,nom</sub>
- Output DRE Level: V<sub>out,dre</sub> = 95.5% x V<sub>out,nom</sub>
- Output Soft OVP Level: V<sub>out,sovp</sub> = 105% x V<sub>out,nom</sub>
- Output Fast OVP level:  $V_{out,fovp} = 107\% \times V_{out,nom}$

#### **Current Sense and Zero Current Detection**

NCP1602 is designed to monitor the current flowing through the power switch during On–time for detecting over current and overstress and to monitor the power MOSFET drain voltage during demagnetization time and dead time in order to generate the ZCD signal.




Figure 81. Current Sense, Zero Current Detection Blocks and Vin Sense

Current sense, zero current detection and Vin sense are using the CS/ZCD pin voltage as depicted in the electrical schematic of Figure 81.

#### **Current Sense**

The power MOSFET current I is sensed during the  $T_{ON}$  phase by the resistor  $R_{sense}$  inserted between the MOSFET source and ground (see Figure 82). During  $T_{ON}$  phase  $R_{cs1}$  and  $R_{cs2}$  are almost in parallel and the signal  $R_{sense}$ . I is equal to the voltage on pin CS.




Figure 82. Current Sensing during the  $T_{ON}$  Phase

During the On–time and after a 200–ns blanking time, an OCP (Over Current Protection) signal is generated by an OCP comparator, comparing ( $V_{CS} = V_{CS2}$ ) to a 500–mV internal reference.

When  $R_{senseIds\_max} = V_{CS} = V_{CS2} = 500 \text{ mV}$  we get:

$$I_{ds\_max} = \frac{V_{ocp}}{R_{sense}}$$
 (eq. 4)

When  $V_{CS}$  exceeds the 500-mV internal reference threshold, the OCP signal turns high to reset the PWM latch and forces the driver low. The 200-ns blanking time prevents the OCP comparator from tripping because of the switching spikes that occur when the MOSFET turns on.

#### **Zero Current Detection**

The CS pin is also designed to receive, during t<sub>DEMAG</sub> and t<sub>DT</sub>, a scaled down (divided by 138) power MOSFET drain voltage that will be used for Zero Current Detection. It may happen that the MOSFET turns on while a huge current flows through the inductor. As an example such a situation can occur at start-up when large in-rush currents charge the bulk capacitor to the line peak voltage. Traditionally, a bypass diode is generally placed between the input and output high-voltage rails to divert this inrush current. If this diode is accidently shorted, the demagnetization will be impossible and cycle after cycle the inductor current will increase so the MOSFET will also see a high current when it turns on. In both cases, the current can be large enough to trigger the OverStress (OVS) comparator. In this case, the "OverStress" signal goes high and disables the driver for an 800-us delay. This long delay leads to a very low duty-ratio operation in case of "OverStress" fault in order to limit the risk of overheating.

When no signal is received that triggers the ZCD comparator to indicate the end of inductor demagnetization, an internal 200-µs watchdog timer initiates the next drive pulse. At the end of this delay, the circuit senses the CS/ZCD pin impedance to detect a possible grounding of this pin and prevent operation.

#### Brown-Out Detection (Versions [C\*\*] and [D\*\*])

For an application w/o Vaux (using the Drain) and using Brown–out options ( $[C^{**}]$  and  $[D^{**}]$ ) the Brown–out feature will use the High and Low Brown–out levels.

Brown–out options ([C\*\*] and [D\*\*]) must not be used on an application using Vaux as these options are not designed to work in this case.

By default, the Brown–out flag is set High (BONOK=1), meaning that  $V_{in}$ , sensed thru CSZCD pin and  $V_{sns}$  ( $V_{sns}$  is a low-pass filtered scaled down  $V_{in}$ ) internal signal (see Figure 1), when higher than internal reference voltage V<sub>BOH</sub> will set the brown-out flag to zero (BONOK=0) and allow the controller to start. After BONOK is set to zero, and switching activity starts, the V<sub>in</sub> continues to be sensed thru CSZCD pin and when V<sub>sns</sub> falls under Brown-out internal reference voltage V<sub>BOL</sub> for 50 ms, BONOK flag will be set to 1. After BONOK flag will be set to 1, drive is not disabled, instead, a 30-µA current source is applied to VCTRL pin to gradually reduce  $V_{ctrl}$ . As a result, the circuit only stops pulsing when the STATICOVP function is activated (that is when  $V_{ctrl}$  reaches the SKIP detection threshold). At that moment, the circuit stops switching. This method limits any risk of false triggering.

For an application w/ Vaux (not using the Drain), Brown-out options ([C\*\*] and [D\*\*]) are not be allowed and the UVP will act like a brown-in. The reason is that before controller starts switching, the V<sub>out</sub> voltage is equal to V<sub>mains,rms</sub> and sensed by FB pin and compared to UVP high internal reference voltage V<sub>UVPH</sub>.

The input of the PFC stage has some impedance that leads to some sag of the input voltage when the input current is large. If the PFC stage suddenly stops while a high current is drawn from the mains, the abrupt decay of the current may make the input voltage rise and the circuit detect a correct line level. Instead, the gradual decrease of  $V_{\rm control}$  avoids a line current discontinuity and limits the risk of false triggering.

 $V_{sns}$  internal voltage is also used to sense the line for feed–forward. A similar method is used:

- The V<sub>sns</sub> internal pin voltage is compared to a 1.801–V reference.
- If  $V_{sns}$  exceeds 1.801V, the circuit detects a high–line condition and the loop gain is divided by three (the internal PWM ramp slope is three times steeper)
- Once this occurs, if V<sub>sns</sub> remains below 1.392 V for 25 ms, the circuit detects a low-line situation (500-mV hysteresis).

At startup, the circuit is in High-line state ("LLINE" Low") and then  $V_{sns}$  will be used to determine the High-Line or Low-Line state.

The line range detection circuit allows more optimal loop gain control for universal (wide input mains) applications.




Figure 83. Input Line Sense Monitoring

#### Two-Level Boost Follower Line Level Dependent

The Two-Level Boost Follower feature is disabled by default, but it is available on product versions [\*\*B] & [\*\*D].

When the feature is enabled, the controller will regulate its output voltage  $V_{out}$  to a value dependent on the sensed line level. The regulated ouput voltage  $V_{out}$  uses a reference voltage that has two possible values based on mains voltage. For LLINE = 0  $V_{REF} = 2.5 \text{ V}$  and for LLINE = 1  $V_{REF} = V_{REF2} = 1.6 \text{ V}$  so the output voltage will have for example a 390 V value for Highline (LLINE = 0) and a 250 V value for Lowline (LLINE = 1).

In order for the Two-Level Boost Follower Line Level Dependent feature to work OK with the Brown-in feature at startup, the controller will always start with  $V_{REF} = 2.5~V$  and then, once Brown-in validated and switching started, the sensed line level will determine the  $V_{REF}$  value to be used and hence the  $V_{out}$  value.

#### Thermal Shut-Down (TSD)

An internal thermal circuitry disables the circuit gate drive and keeps the power switch off when the junction temperature exceeds 150°C. The output stage is then enabled once the temperature drops below about 100°C (50°C hysteresis).

The temperature shutdown remains active as long as the circuit is not reset, that is, as long as  $V_{CC}$  is higher than a reset threshold.

#### **Output Drive Section**

The output stage contains a totem pole optimized to minimize the cross conduction current during high frequency operation. Its high current capability (-500 mA / +800 mA) allows it to effectively drive high gate charge power MOSFET.

#### **Second Over-Voltage Protection**

On top of the existing overvoltage protection, a second and redundant overvoltage protection named OVP2 has been added. This overvoltage protection, senses, during  $t_{DEMAG}$  the value of  $V_{out}$ , thru the  $R_{CSI}$ ,  $R_{CS2}$  divider bridge connected to the pin CS and compares it to an OVP2 voltage reference  $V_{REF,OVP2}$ . Because it is not possible to adjust the  $V_{REF,OVP2}$  reference to  $R_{fb1}$  &  $R_{fb2}$  that programs the  $V_{out}$  value, it has been decided to set  $V_{REF,OVP2}$  and  $R_{CSI}$ ,  $R_{CS2}$  in order to get OVP2 triggering for Vout voltages much higher than for OVP condition (e.g. OVP2 goes high when Vout goes higher than 438 V)

For  $V_{out} = 438 \text{ V}$  for OVP2 and given a  $K_{CS}$  value equal to 1/138 ( $K_{CS} = R_{CS2} / (R_{CS1} + R_{CS2})$ , this gives  $V_{REF,OVP2} = 3.175 \text{ V}$  for the threshold voltage to which is compared to the CS voltage during  $t_{off}$ . When  $V_{CS}$  goes above  $V_{REF,OVP2}$  threshold of the OVP2 comparator (100 mV hysteresis), and after a 1- $\mu$ s leading edge blanking time, the OVP2 flag is latched and will stop the switching by resetting the main PWM latch. The OVP2 latch is reset each 800  $\mu$ s.

#### Two-level Boost Follower

In order to minimize the voltage between  $V_{in}$  and  $V_{out}$  for avoiding the degradation of power efficiency, the internal voltage references can be managed versus the line voltage level condition (LLINE = 0 for High Line or LLINE = 1 for Low Line).

If the "Two-level Boost Follower" feature is activated (by default it is not activated), this will result in a regulated  $V_{out}$  voltage for Low Line condition being 0.64 times the regulated  $V_{out}$  voltage for High Line condition.

#### **OFF Mode**

As previously mentioned, the circuit turns off when one of the following faults is detected:

- Incorrect feeding of the circuit ("UVLO" high when  $V_{CC} < V_{CC(off)}$ ,  $V_{CC(off)}$  equating 9 V typically).
- Excessive die temperature detected by the thermal shutdown
- Under-Voltage Protection
- Brown-Out Fault and STATICOVP (see Figure 2)

Generally speaking, the circuit turns off when the conditions are not proper for desired operation. In this mode, the controller stops operating. The major part of the circuit sleeps and its consumption is minimized.

More specifically, when the circuit is in OFF state:

- The drive output is kept low
- All the blocks are off except:
  - The UVLO circuitry that keeps monitoring the V<sub>CC</sub> voltage and controlling the start-up current source accordingly.
  - The TSD (thermal shutdown)
  - The Under-Voltage Protection ("UVP")
  - The brown-out circuitry
- V<sub>ctrl</sub> is grounded so that when the fault is removed, the device starts-up under the soft start mode (version XB).
- The internal "PFCOK" signal is grounded.
- The output of the "V<sub>ton</sub> processing block" is grounded

#### **Failure Detection**

When manufacturing a power supply, elements can be accidentally shorted or improperly soldered. Such failures can also happen to occur later on because of the components fatigue or excessive stress, soldering defaults or external interactions. In particular, adjacent pins of controllers can be

shorted; a pin can be grounded or badly connected. Such open/short situations are generally required not to cause fire, smoke nor big noise. NCP1602 integrate functions that ease meet this requirement. Among them, we can list:

#### • Floating feedback pin

A special internal circuitry detects the floating feedback pin and stops the operation of the IC.

#### • Fault of the GND connection

If the GND pin is not connected, internal circuitry detects it and if such a fault is detected for 200  $\mu$ s, the circuit stops operating.

# Detection the CS/ZCD pin improper connection If the CS/ZCD pin is floating or shorted to GND it is detected by internal circuitry and the circuit stops operating.


#### • Boost or bypass diode short

The controller addresses the short situations of the boost and bypass diodes (a bypass diode is generally placed between the input and output high—voltage rails to divert this inrush current). Practically, the overstress protection is implemented to detect such conditions and forces a low duty—cycle operation until the fault is gone.

Refer to application note ANDxxxx for more details.

#### PACKAGE DIMENSIONS

#### TSOP-6 CASE 318G-02 ISSUE U



NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
- CONTROLLING DIMENSION: MILLIMETERS.
  MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH. MINIMUM
- LEAD THICKNESS IS THE MINIMUM THICKNESS OF BASE MATERIAL.
  DIMENSIONS D AND E1 DO NOT INCLUDE MOLD FLASH,
  PROTRUSIONS, OR GATE BURRS, MOLD FLASH, PROTRUSIONS, OR
  GATE BURRS SHALL NOT EXCEED 0.15 PER SIDE. DIMENSIONS D
- AND E1 ARE DETERMINED AT DATUM H.
  5. PIN ONE INDICATOR MUST BE LOCATED IN THE INDICATED ZONE.


	MILLIMETERS			
DIM	MIN	NOM	MAX	
Α	0.90	1.00	1.10	
A1	0.01	0.06	0.10	
b	0.25	0.38	0.50	
С	0.10	0.18	0.26	
D	2.90	3.00	3.10	
E	2.50	2.75	3.00	
E1	1.30	1.50	1.70	
е	0.85	0.95	1.05	
L	0.20	0.40	0.60	
L2	0.25 BSC			
М	0° – 10°			

STYLE 13:

- PIN 1. GATE 1 2. SOURCE 2

  - 3. GATE 2
  - 4. DRAIN 2
  - SOURCE 1

#### **RECOMMENDED SOLDERING FOOTPRINT\***



**DIMENSIONS: MILLIMETERS** 

\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and the (III) are registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative