

General Description

The *Himalaya* series of voltage regulator ICs and power modules enable cooler, smaller, and simpler power supply solutions. The MAXM17544 is an easy-to-use, step-down power module that combines a switching power supply controller, dual n-channel MOSFET power switches, fully shielded inductor, and the compensation components in a low-profile, thermally-efficient, system-in-package (SiP). The device operates over a wide input voltage range of 4.5V to 42V and delivers up to 3.5A continuous output current with excellent line and load regulation over an output voltage range of 0.9V to 12V. The device only requires five external components to complete the total power solution. The high level of integration significantly reduces design complexity, manufacturing risks, and offers a true plug-and-play power supply solution, reducing time-to-market.

The device can be operated in the pulse-width modulation (PWM), pulse-frequency modulation (PFM), or discontinuous conduction mode (DCM) control schemes.

The MAXM17544 is available in a low-profile, highly thermal-emissive, compact, 29-pin 9mm x 15mm x 2.8mm SiP package that reduces power dissipation in the package and enhances efficiency. The package is easily soldered onto a printed circuit board and suitable for automated circuit board assembly. The device can operate over the industrial temperature range from -40°C to +125°C.

Applications


- Industrial Power Supplies
- Distributed Supply Regulation
- FPGA and DSP Point-of-Load Regulator
- Base Station Point-of-Load Regulator
- HVAC and Building Control

Ordering Information appears at end of data sheet.

Features and Benefits

- Reduces Design Complexity, Manufacturing Risks, and Time-to-Market
 - Integrated Switching Power Supply Controller and Dual-MOSFET Power Switches
 - Integrated Inductor
 - Integrated Compensation Components
 - Integrated Thermal-Fault Protection
 - Integrated Peak Current Limit
- Saves Board Space in Space-Constrained Applications
 - Complete Integrated Step-Down Power Supply in a Single Package
 - Small Profile 9mm x 15mm x 2.8mm SiP Package
 - Simplified PCB Design with Minimal External BOM Components
- Offers Flexibility for Power-Design Optimization
 - Wide Input Voltage Range from 4.5V to 42V
 - Output-Voltage Adjustable Range from 0.9V to 12V
 - Adjustable Frequency with External Frequency Synchronization (100kHz to 1.8MHz)
 - Soft-Start Programmable
 - Autoswitch PWM, PFM, or DCM Current-Mode Control
 - Optional Programmable EN/UVLO

Typical Application Circuit



Absolute Maximum Ratings (Notes 1, 2)

IN to PGND (Note 2).....	-0.3V to +48V	BST to PGND.....	-0.3V to +53V
EN to SGND (Note 2).....	-0.3V to +48V	BST to V _{CC}	-0.3V to +48V
V _{CC}	-0.3V to min (V _{IN} + 0.3V, 6.5V)	BST to LX.....	-0.3V to +6.5V
FB, RESET, SS, CF, MODE, SYNC, RT to SGND.....	-0.3V to +6.5V	Operating Temperature Range.....	-40°C to +125°C
OUT to PGND (V _{IN} < 25V).....	-0.3V to (V _{IN} + 0.3V)	Junction Temperature.....	+125°C
OUT to PGND (V _{IN} ≥ 25V).....	-0.3V to +25V	Storage Temperature Range.....	-65°C to +125°C
LX to PGND.....	-0.3V to (V _{IN} + 0.3V)	Lead Temperature (soldering, 10s).....	+245°C

Package Thermal Characteristics (Note 3)

Junction-to-Top-Case Thermal Resistance (Ψ _{JT}).....	5.2°C/W
Junction-to-Ambient Thermal Resistance (θ _{JA}).....	25.2°C/W

- Note 1:** SGND and PGND are internally connected.
- Note 2:** See [Pin Description](#) for the connection of the backside exposed pad.
- Note 3:** Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to www.maximintegrated.com/thermal-tutorial.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Electrical Characteristics

(V_{IN} = V_{EN} = 24V, R_{RT} = 40.2kΩ (500kHz) to SGND, V_{PGND} = V_{MODE} = V_{SYNC} = V_{SGND} = 0V, V_{CC} = LX = SS = RESET = OUT = open, V_{BST} to V_{LX} = 5V, V_{FB} = 1V, T_A = T_J = -40°C to +125°C, unless otherwise noted. Typical values are at T_A = +25°C. All voltages are referenced to SGND, unless otherwise noted.) (Note 4)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
INPUT SUPPLY (V_{IN})						
IN Input Voltage Range	V _{IN}		4.5		42	V
Input Shutdown Current	I _{IN_SH}	V _{EN} = 0V		10.5	13	μA
Input Quiescent Current	I _{Q_PFM_HIB}	MODE = RT = open		125		μA
	I _{Q_DCM}	MODE = V _{CC}		1.16	1.8	mA
	I _{Q_PWM}	Normal switching mode, no load		9.5		mA
LOGIC INPUTS						
EN Threshold	V _{ENR}	V _{EN} rising	1.192	1.215	1.26	V
	V _{ENF}	V _{EN} falling	1.068	1.09	1.131	V
Enable Pullup Resistor	R _{ENP}	Pullup resistor between IN and EN pins	3.15	3.3	3.45	MΩ
LDO						
V _{CC} Output Voltage Range	V _{CC}	6V < V _{IN} < 42V, 1mA < I _{VCC} < 25mA	4.75	5	5.25	V
V _{CC} Current Limit	I _{VCC_MAX}	V _{IN} = 6V, V _{CC} = 4.3V	26.5	60	100	mA
V _{CC} Dropout	V _{CC_DO}	V _{IN} = 4.5V, I _{VCC} = 20mA	4.2			V
V _{CC} UVLO	V _{CC_UVR}	V _{CC} rising	4.05	4.2	4.3	V
	V _{CC_UVF}	V _{CC} falling	3.65	3.8	3.9	V

Electrical Characteristics (continued)









($V_{IN} = V_{EN} = 24V$, $R_{RT} = 40.2k\Omega$ (500kHz) to SGND, $V_{PGND} = V_{MODE} = V_{SYNC} = V_{SGND} = 0V$, $V_{CC} = LX = SS = \overline{RESET} = OUT =$ open, V_{BST} to $V_{LX} = 5V$, $V_{FB} = 1V$, $T_A = T_J = -40^\circ C$ to $+125^\circ C$, unless otherwise noted. Typical values are at $T_A = +25^\circ C$. All voltages are referenced to SGND, unless otherwise noted.) (Note 4)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
OUTPUT SPECIFICATIONS						
Line Regulation Accuracy		$V_{IN} = 6.5V$ to $42V$, $V_{OUT} = 5V$		0.1		mV/V
Load Regulation Accuracy		Tested with $I_{OUT} = 0A$ and $1A$		1		mV/A
FB Regulation Voltage	V_{FB_REG}	MODE = SGND	0.887		0.910	V
		MODE = open	0.890	0.915	0.936	V
FB Input Bias Current	I_{FB}	$0V < V_{FB} < 1V$, $T_A = +25^\circ C$	-50		+50	nA
FB Undervoltage Trip Level to Cause Hiccup	V_{FB_HICF}		0.56	0.58	0.65	V
Hiccup Timeout				32,768		Cycles
SOFT-START (SS)						
Charging Current	I_{SS}	$V_{SS} = 0.5V$	4.7	5	5.3	μA
RT AND SYNC						
Switching Frequency	f_{SW}	$R_{RT} = 210k\Omega$	90	100	110	kHz
		$R_{RT} = 9.76k\Omega$		1800		kHz
		$R_{RT} = \text{open}$	450	500	550	kHz
SYNC Frequency Range			1.1x f_{SW}		1.4x f_{SW}	kHz
SYNC Pulse Width			50			ns
SYNC Threshold	V_{IH}		2.1			V
	V_{IL}				0.8	
MODE						
MODE Threshold	V_{M_DCM}	MODE = V_{CC} (DCM mode)	$V_{CC} - 1.6$			V
	V_{M_PFM}	MODE = open (PFM mode)	$V_{CC}/2$			
	V_{M_PWM}	MODE = GND (PWM mode)	1.4			
CURRENT LIMIT						
Average Current-Limit Threshold	I_{AVG_LIMIT}	$V_{OUT} = V_{FB} = 0.8V$, $f_{SW} = 200kHz$		4.6		A
RESET						
\overline{RESET} Output Level Low		$I_{\overline{RESET}} = 10mA$			0.4	V
\overline{RESET} Output Leakage Current		$V_{\overline{RESET}} = 5.5V$, $T_A = T_J = +25^\circ C$	-0.1		+0.1	μA
FB Threshold for \overline{RESET} Assertion	V_{FB_OKF}	V_{FB} falling	90.5	92	94.6	%
FB Threshold for \overline{RESET} Deassertion	V_{FB_OKR}	V_{FB} rising	93.8	95	97.8	%
\overline{RESET} Deassertion Delay After FB Reaches 95% Regulation				1024		Cycles
THERMAL SHUTDOWN						
Thermal-Shutdown Threshold		Temperature rising		+165		$^\circ C$
Thermal-Shutdown Hysteresis				10		$^\circ C$

Note 4: All limits are 100% tested at $T_A = +25^\circ C$. Maximum and minimum limits are guaranteed by design and characterized over temperature.









Typical Operating Characteristics

(V_{IN} = 4.5V to 42V, V_{OUT} = 0.9 to 12V, I_{OUT} = 0A–3.5A, T_A = +25°C, unless otherwise noted.)











Typical Operating Characteristics (continued)

(V_{IN} = 4.5V to 42V, V_{OUT} = 0.9 to 12V, I_{OUT} = 0A–3.5A, T_A = +25°C, unless otherwise noted.)



Typical Operating Characteristics (continued)


(V_{IN} = 4.5V to 42V, V_{OUT} = 0.9 to 12V, I_{OUT} = 0A–3.5A, T_A = +25°C, unless otherwise noted.)




Typical Operating Characteristics (continued)

(V_{IN} = 4.5V to 42V, V_{OUT} = 0.9 to 12V, I_{OUT} = 0A–3.5A, T_A = +25°C, unless otherwise noted.)


LOAD CURRENT TRANSIENT RESPONSE
 V_{IN} = 24V, V_{OUT} = 3.3V, I_{OUT} = 0 - 1.75A, MODE = V_{CC}




LOAD CURRENT TRANSIENT RESPONSE
 V_{IN} = 24V, V_{OUT} = 5V, I_{OUT} = 0 - 1.75A, MODE = OPEN




LOAD CURRENT TRANSIENT RESPONSE
 V_{IN} = 24V, V_{OUT} = 5V, I_{OUT} = 0 - 1.75A, MODE = SGND




LOAD CURRENT TRANSIENT RESPONSE
 V_{IN} = 24V, V_{OUT} = 5V, I_{OUT} = 0 - 1.75A, MODE = V_{CC}




STARTUP THROUGH ENABLE
 V_{IN} = 24V, V_{OUT} = 3.3V, I_{OUT} = 0A, MODE = SGND




STARTUP WITH 2.5V PREBIAS
 V_{IN} = 24V, V_{OUT} = 3.3V, I_{OUT} = 0A, MODE = SGND



STARTUP WITH 2.5V PREBIAS
 V_{IN} = 24V, V_{OUT} = 3.3V, I_{OUT} = 0A, MODE = OPEN









SHUTDOWN THROUGH ENABLE
 V_{IN} = 24V, V_{OUT} = 3.3V, I_{OUT} = 0A, MODE = SGND








Typical Operating Characteristics (continued)

(V_{IN} = 4.5V to 42V, V_{OUT} = 0.9 to 12V, I_{OUT} = 0A–3.5A, T_A = +25°C, unless otherwise noted.)




Typical Operating Characteristics (continued)

(V_{IN} = 4.5V to 42V, V_{OUT} = 0.9 to 12V, I_{OUT} = 0A–3.5A, T_A = +25°C, unless otherwise noted.)




Pin Configuration



Pin Description

PIN	NAME	FUNCTION
1, 7	N.C.	No Connection
2	SYNC	Frequency Synchronization. The device can be synchronized to an external clock using this pin. See the External Frequency Synchronization (SYNC) section for more details.
3	SS	Soft-Start Input. Connect a capacitor from SS to SGND to set the soft-start.
4	CF	Compensation Filter. Connect capacitor from CF to FB to correct frequency response in applications using non-ceramic output capacitors with switching frequency below 500kHz. Leave CF open otherwise.
5	FB	Feedback Input. Connect FB to the center tap of an external resistor-divider from the OUT to SGND to set the output voltage. See the Setting the Output Voltage section for more details.
6	RT	Frequency Set. Connect a resistor from RT to SGND to set the regulator's switching frequency. Leave RT open for the default 500kHz frequency.
8	MODE	Light-Load Mode Selection. The MODE pin configures the MAXM17544 to operate in PWM, PFM, or DCM mode of operation. Leave MODE unconnected for PFM operation (pulse-skipping at light-loads). Connect MODE to SGND for constant-frequency PWM operation at all loads. Connect MODE to V _{CC} for DCM operation. See the Mode Selection (MODE) section for more details.
9	V _{CC}	5V LDO Output. No external connection.
10	SGND	Analog Ground. Internally-shortened to PGND. Connect it to PGND through a single point at output capacitor.
11, 26	PGND	Power Ground. Connect the PGND pins externally to the power ground plane.
12–18	OUT	Regulator Output Pin. Connect a capacitor from OUT to PGND. See PCB Layout Guidelines section for more connection details.
19–24	LX	Internally Connected to EP2. Please do not connect these pins to external components for any reason.
25	BST	Boost Flying Cap Node. No external connection.
27	IN	Input Supply Connection. Bypass to PGND with a capacitor; place the capacitor close to the IN and PGND pins. See Table 1 for more details
28	EN	Enable/Undervoltage-Lockout Input. Default enable through the pullup 3.3MΩ resistor between EN and IN. Connect a resistor from EN to SGND to set the UVLO threshold.
29	$\overline{\text{RESET}}$	Open-Drain $\overline{\text{RESET}}$ Output. The $\overline{\text{RESET}}$ output is driven low if FB drops below 92% of its set value. $\overline{\text{RESET}}$ goes high 1024 clock cycles after FB rises above 95% of its set value.
EP1	SGND	Analog Ground. Connect this pad to 1in x 1in copper island with a lot of vias for cooling.
EP2	LX	Switching Node. Connect this pad to a small copper area of 1in x 1in under the device for thermal relief.
EP3	OUT	Connect this pad to the OUT pins and copper area of 1in x 1in.

Functional Diagram



Design Procedure

Setting the Output Voltage

The MAXM17544 supports an adjustable output voltage range of 0.9V to 12V from an input voltage range of 4.5V to 42V by using a resistive feedback divider from OUT to FB. [Table 1](#) provides the feedback dividers for desired input and output voltages. Other adjustable output voltages can be calculated by following the procedure to choose the resistive voltage-divider values.

Calculate resistor R_U from the output to FB as follows:

$$R_U = \frac{216 \times 1000}{f_C \times C_{OUT}}$$

where R_U is in $k\Omega$, crossover frequency f_C is in kHz, and output capacitor C_{OUT} is in μF . Choose f_C to be 1/9th of the switching frequency (f_{SW}) if the switching frequency is less than or equal to 500kHz. If the switching frequency is more than 500kHz, select f_C to be 55kHz.

$$R_B = \frac{R_U \times 0.9}{V_{OUT} - 0.9} k\Omega, \text{ where } R_B \text{ is in } k\Omega.$$




Figure 1. Adjustable Output Voltage

Input Voltage Range

Due to the limitation of minimum and maximum duty cycle, the maximum value ($V_{IN (MAX)}$) and minimum value ($V_{IN (MIN)}$) must accommodate the worst-case conditions, accounting for the input voltage rises and drops. To simplify, [Table 1](#) provides operating input voltage ranges of different desired output voltages.

Input Capacitor Selection

The input capacitor serves to reduce the current peaks drawn from the input power supply and reduces switching noise to the IC. The input capacitor values in [Table 1](#) are the minimum recommended values for desired input and output voltages. Applying capacitor values larger than those indicated in [Table 1](#) are acceptable to improve the dynamic response. For further operating conditions, the total input capacitance must be greater than or equal to the value given by the following equation in order to keep the input-voltage ripple within specifications and minimize the high-frequency ripple current being fed back to the input source:

$$C_{IN} = \frac{(I_{IN_AVG}) \times (1-D)}{(\Delta V_{IN}) \times f_{SW}}$$

where:

I_{IN_AVG} is the average input current given by:

$$I_{IN_AVG} = \frac{P_{OUT}}{\eta \times V_{IN}}$$

D is the operating duty cycle, which is approximately equal to V_{OUT}/V_{IN} .

ΔV_{IN} is the required input voltage ripple.

f_{SW} is the operating switching frequency.

P_{OUT} is the out power, which is equal to $V_{OUT} \times I_{OUT}$.

η is the efficiency.

The input capacitor must meet the ripple-current requirement imposed by the switching currents. The RMS input ripple current is given by:

$$I_{RMS} = I_{OUT} \times \sqrt{D \times (1-D)}$$

The worst-case RMS current requirement occurs when operating with $D = 0.5$. At this point, the above equation simplifies to $I_{RMS} = 0.5 \times I_{OUT}$.

For the MAXM17544 system (IN) supply, ceramic capacitors are preferred due to their resilience to inrush surge currents typical of systems, and due to their low parasitic inductance that helps reduce the high-frequency ringing on the IN supply when the internal MOSFETs are turned off. Choose an input capacitor that exhibits less than $+10^\circ C$ temperature rise at the RMS input current for optimal circuit longevity.

Table 1. Selection Component Values

V _{IN} (V)	V _{OUT} (V)	C _{IN}	C _{OUT}	R _U (kΩ)	R _B (kΩ)	f _{SW} (kHz)	R _T (kΩ)
4.5 to 15	0.9	3 x 2.2μF 1206 100V	2 x 100μF 1210 4V	35.7	Open	300	68.1
4.5 to 15	1	3 x 2.2μF 1206 100V	2 x 100μF 1210 4V	35.7	324	300	68.1
4.5 to 15	1.2	3 x 2.2μF 1206 100V	1 x 100μF 1 x 47μF 1210 4V	41.2	124	350	57.6
4.5 to 15	1.5	3 x 2.2μF 1206 100V	1 x 100μF 1 x 47μF 1210 4V	57.6	86.6	350	57.6
4.5 to 15	1.8	3 x 2.2μF 1206 100V	1 x 100μF 1210 4V	61.9	61.9	350	57.6
4.5 to 15	2.5	3 x 2.2μF 1206 100V	1 x 100μF 1210 4V	53.6	30.1	400	49.9
4.5 to 15	3.3	2 x 2.2μF 1206 100V	1 x 47μF 1210 10V	130	48.7	500	Open
6.5 to 15	5	2 x 2.2μF 1206 100V	1 x 22μF 1210 10V	191	42.2	740	26.7
11 to 15	8	2 x 2.2μF 1206 100V	1 x 10μF 1210 16V	309	39.2	1200	15.8
4.5 to 28	0.9	3 x 2.2μF 1206 100V	3 x 100μF 1210 4V	35.7	Open	214	95.3
4.5 to 28	1	3 x 2.2μF 1206 100V	3 x 100μF 1210 4V	35.7	324	238	86.6
4.5 to 28	1.2	3 x 2.2μF 1206 100V	2 x 100μF 1210 4V	41.2	124	285	71.5
4.5 to 28	1.5	3 x 2.2μF 1206 100V	1 x 100μF 1 x 47μF 1210 4V	57.6	86.6	350	57.6
4.5 to 28	1.8	3 x 2.2μF 1206 100V	1 x 100μF 1210 4V	61.9	61.9	350	57.6
4.5 to 28	2.5	3 x 2.2μF 1206 100V	1 x 100μF 1210 4V	53.6	30.1	400	49.9
4.5 to 28	3.3	2 x 2.2μF 1206 100V	1 x 47μF 1210 10V	130	48.7	500	Open
6.5 to 28	5	2 x 2.2μF 1206 100V	1 x 22μF 1210 10V	191	42.2	740	26.7
11 to 28	8	2 x 2.2μF 1206 100V	1 x 10μF 1210 16V	309	39.2	1200	15.8
18.5 to 28	12	2 x 2.2μF 1206 100V	1 x 4.7μF 1210 16V	464	37.4	1800	10.0
4.5 to 42	1.2	3 x 2.2μF 1206 100V	2 x 100μF 1 x 47μF 1210 4V	41.2	124	200	100.00
4.5 to 42	1.5	3 x 2.2μF 1206 100V	1 x 100μF 1 x 47μF 1210 4V	57.6	86.6	250	82.5
4.5 to 42	1.8	3 x 2.2μF 1206 100V	1 x 100μF 1 x 47μF 1210 4V	61.9	61.9	300	68.1
4.5 to 42	2.5	3 x 2.2μF 1206 100V	1 x 100μF 1210 4V	53.6	30.1	400	49.90
4.5 to 42	3.3	2 x 2.2μF 1206 100V	1 x 47μF 1210 10V	130	48.7	500	Open
6.5 to 42	5	2 x 2.2μF 1206 100V	1 x 22μF 1210 10V	191	42.2	740	26.7
11 to 42	8	2 x 2.2μF 1206 100V	1 x 10μF 1210 16V	309	39.2	1200	15.8
18.5 to 42	12	2 x 2.2μF 1206 100V	1 x 4.7μF 1210 16V	464	37.4	1800	10.00

Output Capacitor Selection

The X7R ceramic output capacitors are preferred due to their stability over temperature in industrial applications. The minimum recommended output capacitor values in [Table 1](#) are for desired output voltages to support a dynamic step load of 50% of the maximum output current in the application. For additional adjustable output voltages, the output capacitance value is derived from the following equation:

$$C_{OUT} = \frac{I_{STEP} \times t_{RESPONSE}}{2 \times \Delta V_{OUT}}$$

$$t_{RESPONSE} \approx \frac{0.33}{f_C} + \frac{1}{f_{SW}}$$

where I_{STEP} is the step load transient, $t_{RESPONSE}$ is the response time of the controller, ΔV_{OUT} is the allowable output ripple voltage during load transient, f_C is the target closed-loop crossover frequency, and f_{SW} is the switching frequency. Select f_C to be 1/9th of f_{SW} or 55kHz if the f_{SW} greater than 500kHz.

Loop Compensation

The MAXM17544 integrates the internal compensation to stabilize the control loop. Only the device requires a combination of output capacitors and feedback resistors to program the closed-loop crossover frequency (f_C) at 1/9th of switching frequency. Use [Table 1](#) to select component values to compensate with appropriating operating switching frequency. Connect the capacitor from CF to FB to correct frequency response in applications using non-ceramic output capacitors with switching frequency below 500kHz. Place a 2.2pF for switching frequency below 300kHz, and 1.2pF for switching frequency range of 300–400kHz.

Setting the Switching Frequency (RT)

The switching frequency range of 100kHz to 1.8MHz are recommended from [Table 1](#) for desired input and output voltages. The switching frequency of MAXM17544 can be programmed by using a single resistor (R_{RT}) connected from the RT pin to SGND. The calculation of R_{RT} resistor is given by the following equation:

$$R_{RT} \approx \frac{21000}{f_{SW}} - 1.7$$

where R_{RT} is in k Ω and f_{SW} is in kHz. Leaving the RT pin open to operate at the default switching frequency of 500kHz.

Soft-Start Capacitor Selection

The device implements an adjustable soft-start operation to reduce inrush current during startup. A capacitor (C_{SS}) connected from the SS pin to SGND to program the soft-start time. The selected output capacitance (C_{SEL}) and the output voltage (V_{OUT}) determine the minimum value of C_{SS} , as shown by the following equation:

$$C_{SS} \geq 28 \times 10^{-3} \times C_{SEL} \times V_{OUT}$$

where C_{SS} is in nF and C_{SEL} is in μ F.

The value of the soft-start capacitor is calculated from the desired soft-start time as follows:

$$t_{SS} \approx \frac{C_{SS}}{5.55}$$

where t_{SS} is in ms and C_{SS} is in nF.

Detailed Description

The MAXM17544 is a complete step-down DC-DC power supply that delivers up to 3.5A output current. The device provides a programmable output voltage to regulate up to 12V through external resistor dividers from an input voltage range of 4.5V to 42V. The recommended input voltage in [Table 1](#) is selected highly enough to support the desired output voltage and load current. The device includes an adjustable frequency feature range from 100kHz to 1.8MHz to reduce sizes of input and output capacitors. The [Functional Diagram](#) shows a complete internal block diagram of the MAXM17544 power module.

Input Undervoltage-Lockout Level

The MAXM17544 contains an internal pullup resistor (3.3M Ω) from EN to IN to have a default startup voltage. The device offers an adjustable input undervoltage-lockout level to set the voltage at which the device is turned on by a single resistor connecting from EN/UVLO to SGND as equation:

$$R_{ENU} \approx \frac{3.3 \times 1215}{(V_{INU} - 1.215)}$$

where R_{ENU} is in k Ω and V_{INU} is the voltage at which the device is required to turn on the device. Ensure that V_{INU} is high enough to support the V_{OUT} . See [Table 1](#) to set the proper V_{INU} voltage greater than or equal the minimum input voltage for each desired output voltage.

Mode Selection (MODE)

The MAXM17544 features a MODE pin to configure the device operating in PWM, PFM, or DCM control schemes. The device operates in PFM mode at light loads if the MODE pin is open. If the MODE pin connects to ground, the device operates in constant-frequency PWM mode at all loads. The device operates in constant-frequency DCM mode at light loads when the MODE pin connects to V_{CC}. State changes of the MODE operation are only at power-up and ignore during normal operation.

PWM Mode Operation

In PWM mode, the step-down controller is switching a constant-frequency at all loads with a minimum sink current limit threshold (-1.8A typ) at light load. The PWM mode of operation gives lower efficiency at light loads compared to PFM and DCM modes of operation. However, the PWM mode of operation is useful in applications sensitive to switching frequency.

PFM Mode Operation

In PFM mode, the controller forces the peak inductor current in order to feed the light loads and maintain high efficiency. If the load is lighter than the average PFM value, the output voltage will exceed 102.3% of the feedback threshold and the controller enters into a hibernation mode, turning off most of the internal blocks. The device exits hibernation mode and starts switching again once the output voltage is discharged to 101.1% of the feedback threshold. The device then begins the process of delivering pulses of energy to the output repeatedly until it reaches 102.3% of the feedback threshold. In this mode, the behavior resembles PWM operation (with occasional pulse skipping), where the inductor current does not need to reach the light-load level.

PFM mode offers the advantage of increased efficiency at light loads due to a lower quiescent current drawn from the supply. However, the output-voltage ripple is also increased as compared to the PWM or DCM modes of operation, and the switching frequency is not constant at light loads.

DCM Mode Operation

DCM mode features constant frequency operation down to lighter loads than PFM mode, accomplished by not skipping pulses. DCM efficiency performance lies between the PWM and PFM modes.

External Frequency Synchronization (SYNC)

The device can be synchronized by an external clock signal on the SYNC pin. The external synchronization clock frequency must be between $1.1 \times f_{SW}$ and $1.4 \times f_{SW}$, where f_{SW} is the frequency programmed by the RT

resistor. The minimum external clock high pulse width and amplitude should be greater than 50ns and 2.1V, respectively. The minimum external clock low pulse width should be greater than 160ns, and the maximum external clock low pulse amplitude should be less than 0.8V. [Table 1](#) provides recommended synchronous frequency ranges for desired output voltages. Connect the SYNC pin to SGND if it is not used.

RESET Output

The device includes a $\overline{\text{RESET}}$ comparator to monitor the output for undervoltage and overvoltage conditions. The open-drain $\overline{\text{RESET}}$ output requires an external pullup resistor from 10kΩ to 100kΩ to V_{CC} pin or maximum 6V voltage source. $\overline{\text{RESET}}$ goes high impedance after the regulator output increases above 95% of the designed nominal regulated voltage. $\overline{\text{RESET}}$ goes low when the regulator output voltage drops below 92% of the nominal regulated voltage. $\overline{\text{RESET}}$ also goes low during thermal shutdown.

Thermal Fault Protection

The MAXM17544 features a thermal-fault protection circuit. When the junction temperature rises above +165°C (typ), a thermal sensor activates the fault latch, pulls down the $\overline{\text{RESET}}$ output, and shuts down the regulator. The thermal sensor restarts the controllers after the junction temperature cools by 10°C (typ). The soft-start resets during thermal shutdown.

Power Dissipation and Output-Current Derating

The MAXM17544 output current needs to be derated if the device needs to be operated in a high ambient-temperature environment. The amount of current-derating depends upon the input voltage, output voltage, and ambient temperature. The derating curves in TOC43 from the [Typical Operating Characteristics](#) section can be used as guidelines. The curves are based on simulating thermal resistance model (Ψ_{JT}), measuring thermal resistance (Ψ_{TA}), and measuring power dissipation (P_{DMAX}) on the bench.

The maximum allowable power losses can be calculated using the following equation:

$$P_{DMAX} = \frac{T_{JMAX} - T_A}{\theta_{JA}}$$

where:

P_{DMAX} is the maximum allowed power losses with maximum allowed junction temperature.

T_{JMAX} is the maximum allowed junction temperature.

T_A is operating ambient temperature.

θ_{JA} is the junction to ambient thermal resistance.

PCB Layout Guidelines


Careful PCB layout is critical to achieving low switching losses and clean, stable operation.

Use the following guidelines for good PCB layout:

- Keep the input capacitors as close as possible to the IN and PGND pins.
- Keep the output capacitors as close as possible to the OUT and PGND pins.
- Keep the resistive feedback dividers as close as possible to the FB pin.
- Connect all of the PGND connections to as large as copper plane area as possible on the top layer.
- Connect EP1 to PGND and GND planes on bottom layer.

- Use multiple vias to connect internal PGND planes to the top-layer PGND plane.
- Do not keep any solder mask on EP1, EP2, and EP3 on bottom layer. Keeping solder mask on exposed pads decreases the heat-dissipating capability.
- Keep the power traces and load connections short. This practice is essential for high efficiency. Using thick copper PCBs (2oz vs. 1oz) can enhance full-load efficiency. Correctly routing PCB traces is a difficult task that must be approached in terms of fractions of centimeters, where a single mΩ of excess trace resistance causes a measurable efficiency penalty.

Layout Recommendation



MAXM17544

4.5V to 42V, 3.5A High-Efficiency, DC-DC Step-Down Power Module with Integrated Inductor

Chip Information

PROCESS: BICMOS

Ordering Information

PART	TEMP RANGE	PIN-PACKAGE
MAXM17544ALJ+T	-40°C to +125°C	29 SiP

+Denotes a lead(Pb)-free/RoHS-compliant package.
T = Tape and reel.

Package Information

For the latest package outline information and land patterns (footprints), go to www.maximintegrated.com/packages. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE TYPE	PACKAGE CODE	OUTLINE NO.	LAND PATTERN NO.
29 SiP	L32915+1	21-0879	90-0459

MAXM17544

4.5V to 42V, 3.5A High-Efficiency, DC-DC Step-Down Power Module with Integrated Inductor

Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	12/14	Initial release	—

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim Integrated's website at www.maximintegrated.com.

Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.