

### 1. General description

NPN/NPN low V<sub>CEsat</sub> Breakthrough In Small Signal (BISS) double transistor in a leadless medium power DFN2020D-6 (SOT1118D) Surface-Mounted Device (SMD) plastic package with visible and solderable side pads.

PNP/PNP complement: PBSS5260PAPS

### 2. Features and benefits

- Very low collector-emitter saturation voltage V<sub>CEsat</sub>
- High collector current capability  $I_C$  and  $I_{CM}$
- High collector current gain h<sub>FE</sub> at high I<sub>C</sub>
- Reduced Printed-Circuit Board (PCB) requirements
- · Exposed heat sink for excellent thermal and electrical conductivity
- High energy efficiency due to less heat generation
- Suitable for Automatic Optical Inspection (AOI) of solder joints
- AEC-Q101 qualified

### 3. Applications

- Load switch
- Battery-driven devices
- Power management
- Charging circuits
- LED lighting
- Power switches (e.g. motors, fans)

### 4. Quick reference data

|  | Table 1. | Quick reference data |
|--|----------|----------------------|
|--|----------|----------------------|

| Symbol           | Parameter                    | Conditions                          |  | Min | Тур | Мах | Unit |
|------------------|------------------------------|-------------------------------------|--|-----|-----|-----|------|
| Per transistor   |                              |                                     |  |     |     |     |      |
| V <sub>CEO</sub> | collector-emitter<br>voltage | open base                           |  | -   | -   | 60  | V    |
| I <sub>C</sub>   | collector current            |                                     |  | -   | -   | 2   | А    |
| I <sub>CM</sub>  | peak collector current       | single pulse; t <sub>p</sub> ≤ 1 ms |  | -   | -   | 3   | А    |





# PBSS4260PANS

#### 60 V, 2 A NPN/NPN low VCEsat (BISS) double transistor

| Symbol             | Parameter                               | Conditions  |  | Min | Тур | Мах | Unit |
|--------------------|---|---|--|-----|-----|-----|------|
| Per transistor     |   |   |  |     |     |     |      |
| R <sub>CEsat</sub> | collector-emitter saturation resistance | $I_C$ = 1 A; $I_B$ = 50 mA; pulsed;<br>$t_p \le 300$ μs; δ ≤ 0.02 ; $T_{amb}$ = 25 °C |  | -   | -   | 200 | mΩ   |

# 5. Pinning information

| Table 2. | Pinning | information   |  |                |
|----------|---------|---------------|--|----------------|
| Pin      | Symbol  | Description   | Simplified outline                         | Graphic symbol |
| 1        | E1      | emitter TR1   | 6 5 4                                      | C1 B2 E2       |
| 2        | B1      | base TR1      |  |                |
| 3        | C2      | collector TR2 | 7 8  |                |
| 4        | E2      | emitter TR2   |  |                |
| 5        | B2      | base TR2      | 1 2 3                                      | E1 B1 C2       |
| 6        | C1      | collector TR1 | Transparent top view DFN2020D-6 (SOT1118D) | sym140         |
| 7        | C1      | collector TR1 | DI 142020D-0 (SOTTIOD)                     |                |
| 8        | C2      | collector TR2 |  |                |

# 6. Ordering information

| Table 3. Ordering information |            |   |          |  |  |
|-------------------------------|------------|---|----------|--|--|
| Type number                   | Package    |   |          |  |  |
|                               | Name       | Description   | Version  |  |  |
| PBSS4260PANS                  | DFN2020D-6 | DFN2020D-6: plastic, thermally enhanced ultra thin and small outline package; no leads; 6 terminals; body 2 x 2 x 0.65 mm | SOT1118D |  |  |

# 7. Marking

| Table 4. Marking codes |              |  |  |
|------------------------|--------------|--|--|
| Type number            | Marking code |  |  |
| PBSS4260PANS           | 3L           |  |  |

60 V, 2 A NPN/NPN low VCEsat (BISS) double transistor

### 8. Limiting values

#### Table 5.Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

| Symbol           | Parameter                 | Conditions                          |     | Min | Max | Unit |
|------------------|---------------------------|-------------------------------------|-----|-----|-----|------|
| Per transis      | tor                       |                                     | I   |     |     |      |
| V <sub>CBO</sub> | collector-base voltage    | open emitter                        |     | -   | 60  | V    |
| V <sub>CEO</sub> | collector-emitter voltage | open base                           |     | -   | 60  | V    |
| V <sub>EBO</sub> | emitter-base voltage      | open collector                      |     | -   | 7   | V    |
| I <sub>C</sub>   | collector current         |                                     |     | -   | 2   | А    |
| I <sub>CM</sub>  | peak collector current    | single pulse; t <sub>p</sub> ≤ 1 ms |     | -   | 3   | А    |
| I <sub>B</sub>   | base current              |                                     |     | -   | 0.3 | А    |
| I <sub>BM</sub>  | peak base current         | single pulse; t <sub>p</sub> ≤ 1 ms |     | -   | 1   | А    |
| P <sub>tot</sub> | total power dissipation   | T <sub>amb</sub> ≤ 25 °C            | [1] | -   | 370 | mW   |
|                  |                           |                                     | [2] | -   | 570 | mW   |
|                  |                           |                                     | [3] | -   | 530 | mW   |
|                  |                           |                                     | [4] | -   | 700 | mW   |
| Per device       |                           |                                     |     |     |     | _    |
| P <sub>tot</sub> | total power dissipation   | T <sub>amb</sub> ≤ 25 °C            | [1] | -   | 510 | mW   |
|                  |                           |                                     | [2] | -   | 780 | mW   |
|                  |                           |                                     | [3] | -   | 730 | mW   |
|                  |                           |                                     | [4] | -   | 960 | mW   |
| Tj               | junction temperature      |                                     |     | -   | 150 | °C   |
| T <sub>amb</sub> | ambient temperature       |                                     |     | -55 | 150 | °C   |
| T <sub>stg</sub> | storage temperature       |                                     |     | -65 | 150 | °C   |

[1] Device mounted on an FR4 Printed-Circuit Board (PCB), single-sided copper, tin-plated and standard footprint.


[2] Device mounted on an FR4 Printed-Circuit Board (PCB), single sided copper, tin-plated; mounting pad for collector 1 cm<sup>2</sup>.

[3] Device mounted on an FR4 Printed-Circuit Board (PCB), 4-layer copper, tin-plated and standard footprint.

 [4] Device mounted on an FR4 Printed-Circuit Board (PCB), 4-layer copper, tin-plated; mounting pad for collector 1 cm<sup>2</sup>.

# PBSS4260PANS

#### 60 V, 2 A NPN/NPN low VCEsat (BISS) double transistor



### 9. Thermal characteristics

| Symbol   | Parameter          | Conditions  |     | Min | Тур | Мах | Unit |
|--|--------------------|-------------|-----|-----|-----|-----|------|
| Per transist   | or                 |             | · · |     |     |     |      |
| R <sub>th(j-a)</sub> thermal resistance<br>from junction to<br>ambient |                    | in free air | [1] | -   | -   | 338 | K/W  |
|  |                    | [2]         | -   | -   | 219 | K/W |      |
|  |                    | [3]         | -   | -   | 236 | K/W |      |
|  |                    |             | [4] | -   | -   | 179 | K/W  |
| Per device   |                    |             |     |     |     |     |      |
| R <sub>th(j-a)</sub>   | thermal resistance | in free air | [1] | -   | -   | 246 | K/W  |
| from ju<br>ambie   | from junction to   |             | [2] | -   | -   | 161 | K/W  |
|  | amplent            |             | [3] | -   | -   | 172 | K/W  |
|  |                    |             | [4] | -   | -   | 131 | K/W  |


[1] Device mounted on an FR4 Printed-Circuit Board (PCB), single-sided copper, tin-plated and standard footprint.

[2] Device mounted on an FR4 Printed-Circuit Board (PCB), single-sided copper, tin-plated, mounting pad for collector 1 cm<sup>2</sup>.

[3] Device mounted on an FR4 Printed-Circuit Board (PCB), 4-layer copper, tin-plated and standard footprint.
 [4] Device mounted on an FR4 Printed-Circuit Board (PCB), 4-layer copper, tin-plated, mounting pad for collector 1 cm<sup>2</sup>.


## PBSS4260PANS

#### 60 V, 2 A NPN/NPN low VCEsat (BISS) double transistor



## PBSS4260PANS

#### 60 V, 2 A NPN/NPN low VCEsat (BISS) double transistor



60 V, 2 A NPN/NPN low VCEsat (BISS) double transistor


## **10. Characteristics**

| Symbol   | Parameter  | Conditions   | Min | Тур  | Max | Unit |
|--|--|--|-----|------|-----|------|
| Per transis  | tor  |  |     |      |     |      |
| I <sub>CBO</sub>   | collector-base cut-off   | $V_{CB}$ = 48 V; I <sub>E</sub> = 0 A; T <sub>amb</sub> = 25 °C  | -   | -    | 100 | nA   |
|  | current  | $V_{CB}$ = 48 V; I <sub>E</sub> = 0 A; T <sub>j</sub> = 150 °C   | -   | -    | 50  | μA   |
| I <sub>CES</sub>   | collector-emitter cut-off current  | $V_{CE}$ = 48 V; $V_{BE}$ = 0 V; $T_{amb}$ = 25 °C   | -   | -    | 100 | nA   |
| I <sub>EBO</sub>   | emitter-base cut-off current   | $V_{EB}$ = 5 V; I <sub>C</sub> = 0 A; T <sub>amb</sub> = 25 °C   | -   | -    | 100 | nA   |
| h <sub>FE</sub>  | DC current gain  | $V_{CE}$ = 2 V; I <sub>C</sub> = 100 mA; pulsed;<br>t <sub>p</sub> ≤ 300 µs; $\delta$ ≤ 0.02; T <sub>amb</sub> = 25 °C   | 250 | 400  | -   |      |
|  |  | $V_{CE}$ = 2 V; I <sub>C</sub> = 500 mA; pulsed;<br>t <sub>p</sub> ≤ 300 µs; $\overline{o}$ ≤ 0.02; T <sub>amb</sub> = 25 °C   | 210 | 330  | -   |      |
|  |  | $V_{CE}$ = 2 V; I <sub>C</sub> = 1 A; pulsed; t <sub>p</sub> ≤ 300 µs;<br>$\delta$ ≤ 0.02; T <sub>amb</sub> = 25 °C  | 120 | 190  | -   |      |
|  |  | $V_{CE}$ = 2 V; I <sub>C</sub> = 2 A; pulsed; t <sub>p</sub> ≤ 300 µs;<br>$\bar{o}$ ≤ 0.02   | 50  | 80   | -   |      |
| V <sub>CEsat</sub> collector-emitter<br>saturation voltage |  | $\begin{split} I_{C} &= 0.5 \text{ A};  I_{B} = 50 \text{ mA}; \text{ pulsed}; \\ t_{p} &\leq 300  \mu\text{s};  \overline{\delta} &\leq 0.02  ;  T_{amb} = 25 ^{\circ}\text{C} \end{split}$         | -   | 70   | 100 | mV   |
|  | $\begin{split} I_{C} &= 1 \text{ A};  I_{B} = 50 \text{ mA}; \text{ pulsed}; \\ t_{p} &\leq 300  \mu\text{s};  \delta \leq 0.02  ;  T_{amb} = 25 ^{\circ}\text{C} \end{split}$ | -  | 140 | 200  | mV  |      |
|  |  | $\begin{split} I_{C} &= 2 \text{ A};  I_{B} = 200 \text{ mA}; \text{ pulsed}; \\ t_{p} &\leq 300  \mu\text{s};  \delta \leq 0.02  ;  T_{amb} = 25 ^{\circ}\text{C} \end{split}$                      | -   | 260  | 350 | mV   |
| R <sub>CEsat</sub>   | collector-emitter saturation resistance  | $I_C$ = 1 A; $I_B$ = 50 mA; pulsed;<br>$t_p \le 300 \ \mu$ s; δ $\le 0.02$ ; $T_{amb}$ = 25 °C   | -   | -    | 200 | mΩ   |
| V <sub>BEsat</sub>   | base-emitter saturation voltage  | $\begin{split} I_{C} &= 0.5 \text{ A};  I_{B} = 50 \text{ mA}; \text{ pulsed}; \\ t_{p} &\leq 300  \mu\text{s};  \delta \leq 0.02  ;  T_{amb} = 25 ^{\circ}\text{C} \end{split}$                     | -   | 0.92 | 1   | V    |
|  |  | $I_{C}$ = 1 A; $I_{B}$ = 50 mA; pulsed;<br>$t_{p} \le 300 \ \mu$ s; δ $\le 0.02$ ; $T_{amb}$ = 25 °C   | -   | 0.96 | 1.1 | V    |
|  |  | $\begin{split} I_{C} &= 2 \text{ A};  I_{B} = 200 \text{ mA}; \text{ pulsed}; \\ t_{p} &\leq 300  \mu\text{s};  \delta \leq 0.02;  T_{amb} = 25 ^{\circ}\text{C} \end{split}$                        | -   | 1.18 | 1.3 | V    |
| V <sub>BE</sub>  | base-emitter voltage   | $\begin{split} &I_{C} = 0.5 \text{ A};  \text{V}_{CE} = 2 \text{ V}; \text{ pulsed}; \\ &t_{p} \leq 300  \mu\text{s};  \delta_{factor} \leq 0.02;  \text{T}_{amb} = 25 ^{\circ}\text{C} \end{split}$ | -   | 0.77 | 0.9 | V    |
| t <sub>d</sub>   | delay time   | I <sub>C</sub> = 1 A; I <sub>Bon</sub> = 50 mA; I <sub>Boff</sub> = -50 mA;  | -   | 10   | -   | ns   |
| t <sub>r</sub>   | rise time  | T <sub>amb</sub> = 25 °C   | -   | 140  | -   | ns   |
| t <sub>on</sub>  | turn-on time   |  | -   | 150  | -   | ns   |
| t <sub>s</sub>   | storage time   | -  | -   | 445  | -   | ns   |


# PBSS4260PANS

#### 60 V, 2 A NPN/NPN low VCEsat (BISS) double transistor

| Symbol           | Parameter             | Conditions   | Min | Тур | Мах | Unit |
|------------------|-----------------------|--|-----|-----|-----|------|
| t <sub>f</sub>   | fall time             |  | -   | 180 | -   | ns   |
| t <sub>off</sub> | turn-off time         | _  | -   | 625 | -   | ns   |
| f <sub>T</sub>   | transition frequency  | $V_{CE}$ = 10 V; I <sub>C</sub> = 500 mA; f = 100 MHz;<br>T <sub>amb</sub> = 25 °C                         | -   | 140 | -   | MHz  |
| C <sub>c</sub>   | collector capacitance | V <sub>CB</sub> = 10 V; I <sub>E</sub> = 0 A; i <sub>e</sub> = 0 A;<br>f = 1 MHz; T <sub>amb</sub> = 25 °C | -   | 6.5 | -   | pF   |



#### 60 V, 2 A NPN/NPN low VCEsat (BISS) double transistor




PBSS4260PANS

All information provided in this document is subject to legal disclaimers.

© NXP Semiconductors N.V. 2015. All rights reserved


### **NXP Semiconductors**

#### 60 V, 2 A NPN/NPN low VCEsat (BISS) double transistor



#### 60 V, 2 A NPN/NPN low VCEsat (BISS) double transistor

### 11. Test information




### **11.1 Quality information**

This product has been qualified in accordance with the Automotive Electronics Council (AEC) standard *Q101* - *Stress test qualification for discrete semiconductors*, and is suitable for use in automotive applications.

PBSS4260PANS

60 V, 2 A NPN/NPN low VCEsat (BISS) double transistor

### 12. Package outline




PBSS4260PANS

All information provided in this document is subject to legal disclaimers.

© NXP Semiconductors N.V. 2015. All rights reserved

#### 60 V, 2 A NPN/NPN low VCEsat (BISS) double transistor

## 13. Soldering



60 V, 2 A NPN/NPN low VCEsat (BISS) double transistor

# 14. Revision history

| Table 8. Revision history |              |                    |               |            |
|---------------------------|--------------|--------------------|---------------|------------|
| Data sheet ID             | Release date | Data sheet status  | Change notice | Supersedes |
| PBSS4260PANS v.1          | 20151215     | Product data sheet | -             | -          |

#### 60 V, 2 A NPN/NPN low VCEsat (BISS) double transistor

### **15. Legal information**

#### 15.1 Data sheet status

| Document status [1][2]               | Product<br>status [ <u>3]</u> | Definition  |
|--------------------------------------|-------------------------------|---|
| Objective<br>[short] data<br>sheet   | Development                   | This document contains data from<br>the objective specification for product<br>development. |
| Preliminary<br>[short] data<br>sheet | Qualification                 | This document contains data from the preliminary specification.                             |
| Product<br>[short] data<br>sheet     | Production                    | This document contains the product specification.   |

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <u>http://www.nxp.com</u>.

#### 15.2 Definitions

**Preview** — The document is a preview version only. The document is still subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

**Product specification** — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

#### 15.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

**Right to make changes** — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use in automotive applications — This NXP Semiconductors product has been qualified for use in automotive applications. Unless otherwise agreed in writing, the product is not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Quick reference data** — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

#### 60 V, 2 A NPN/NPN low VCEsat (BISS) double transistor

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

**Translations** — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

### 15.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

Bitsound, CoolFlux, CoReUse, DESFire, FabKey, GreenChip, HiPerSmart, HITAG, I<sup>2</sup>C-bus logo, ICODE, I-CODE, ITEC, MIFARE, MIFARE Plus, MIFARE Ultralight, SmartXA, STARplug, TOPFET, TrenchMOS, TriMedia and UCODE — are trademarks of NXP Semiconductors N.V.

**HD Radio** and **HD Radio** logo — are trademarks of iBiquity Digital Corporation.

#### 60 V, 2 A NPN/NPN low VCEsat (BISS) double transistor

### 16. Contents

| 1    | General description     | 1    |
|------|-------------------------|------|
| 2    | Features and benefits   | 1    |
| 3    | Applications            | 1    |
| 4    | Quick reference data    | 1    |
| 5    | Pinning information     | 2    |
| 6    | Ordering information    | 2    |
| 7    | Marking                 | 2    |
| 8    | Limiting values         | 3    |
| 9    | Thermal characteristics | 4    |
| 10   | Characteristics         | 7    |
| 11   | Test information        | 11   |
| 11.1 | Quality information     | . 11 |
| 12   | Package outline         | . 12 |
| 13   | Soldering               | . 13 |
| 14   | Revision history        | 14   |
| 15   | Legal information       | 15   |
| 15.1 | Data sheet status       | . 15 |
| 15.2 | Definitions             | 15   |
| 15.3 | Disclaimers             | . 15 |
| 15.4 | Trademarks              | . 16 |
|      |                         |      |

#### © NXP Semiconductors N.V. 2015. All rights reserved

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com Date of release: 15 December 2015