

Single-Channel: 6N137M, HCPL2601M, HCPL2611M Dual-Channel: HCPL2630M, HCPL2631M 8-Pin DIP High-Speed 10 MBit/s Logic Gate Optocouplers

Features

- Very High Speed – 10 MBit/s
- Superior CMR – 10 kV/μs
- Fan-out of 8 Over -40°C to +85°C
- Logic Gate Output
- Strobable Output
- Wired OR-open Collector
- Safety and Regulatory Approvals
 - UL1577, 5,000 VAC_{RMS} for 1 Minute
 - DIN EN/IEC60747-5-5

Applications


- Ground Loop Elimination
- LSTTL to TTL, LSTTL or 5 V CMOS
- Line Receiver, Data Transmission
- Data Multiplexing
- Switching Power Supplies
- Pulse Transformer Replacement
- Computer-peripheral Interface

Description

The 6N137M, HCPL2601M, HCPL2611M single-channel and HCPL2630M, HCPL2631M dual-channel optocouplers consist of a 850 nm AlGaAs LED, optically coupled to a very high speed integrated photo-detector logic gate with a strobable output. This output features an open collector, thereby permitting wired OR outputs. The switching parameters are guaranteed over the temperature range of -40°C to +85°C. A maximum input signal of 5 mA will provide a minimum output sink current of 13 mA (fan out of 8).

An internal noise shield provides superior common mode rejection of typically 10 kV/μs. The HCPL2601M and HCPL2631M has a minimum CMR of 5 kV/μs. The HCPL2611M has a minimum CMR of 10 kV/μs.

Schematics



A 0.1μF bypass capacitor must be connected between pins 8 and 5⁽¹⁾.

Figure 1. Schematics

Package Outlines




Figure 2. Package Options

Truth Table (Positive Logic)

Input	Enable	Output
H	H	L
L	H	H
H	L	H
L	L	H
H	NC	L
L	NC	H

Safety and Insulation Ratings

As per DIN EN/IEC 60747-5-5, this optocoupler is suitable for “safe electrical insulation” only within the safety limit data. Compliance with the safety ratings shall be ensured by means of protective circuits.

Parameter	Characteristics
Installation Classifications per DIN VDE 0110/1.89 Table 1, For Rated Mains Voltage	< 150 V _{RMS} I–IV
	< 300 V _{RMS} I–IV
	< 450 V _{RMS} I–III
	< 600 V _{RMS} I–III
Climatic Classification	40/100/21
Pollution Degree (DIN VDE 0110/1.89)	2
Comparative Tracking Index	175

Symbol	Parameter	Value	Unit
V _{PR}	Input-to-Output Test Voltage, Method A, V _{IORM} × 1.6 = V _{PR} , Type and Sample Test with t _m = 10 s, Partial Discharge < 5 pC	1,335	V _{peak}
	Input-to-Output Test Voltage, Method B, V _{IORM} × 1.875 = V _{PR} , 100% Production Test with t _m = 1 s, Partial Discharge < 5 pC	1,669	V _{peak}
V _{IORM}	Maximum Working Insulation Voltage	890	V _{peak}
V _{IOTM}	Highest Allowable Over-Voltage	6,000	V _{peak}
	External Creepage	≥ 8.0	mm
	External Clearance	≥ 7.4	mm
	External Clearance (for Option TV, 0.4" Lead Spacing)	≥ 10.16	mm
DTI	Distance Through Insulation (Insulation Thickness)	≥ 0.5	mm
T _S	Case Temperature ⁽²⁾	150	°C
I _{S,INPUT}	Input Current ⁽²⁾	200	mA
P _{S,OUTPUT}	Output Power (Duty Factor ≤ 2.7%) ⁽²⁾	300	mW
R _{IO}	Insulation Resistance at T _S , V _{IO} = 500 V ⁽²⁾	> 10 ⁹	Ω

Notes:

1. The V_{CC} supply to each optoisolator must be bypassed by a 0.1 μF capacitor or larger. This can be either a ceramic or solid tantalum capacitor with good high frequency characteristic and should be connected as close as possible to the package V_{CC} and GND pins of each device.
2. Safety limit value - maximum values allowed in the event of a failure.

Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only. $T_A = 25^\circ\text{C}$ unless otherwise specified.

Symbol	Parameter	Value	Unit	
T_{STG}	Storage Temperature	-40 to +125	$^\circ\text{C}$	
T_{OPR}	Operating Temperature	-40 to +100	$^\circ\text{C}$	
T_J	Junction Temperature	-40 to +125	$^\circ\text{C}$	
T_{SOL}	Lead Solder Temperature	260 for 10 sec	$^\circ\text{C}$	
Symbol	Parameter	Device	Value	Unit
EMITTER				
I_F (avg)	DC/Average Forward Input Current Per Channel	Single Channel	50	mA
		Dual Channel	30	
V_E	Enable Input Voltage Not to Exceed V_{CC} by more than 500 mV	Single Channel	5.5	V
V_R	Reverse Input Voltage Per Channel	All	5.0	V
P_I	Input Power Dissipation Per Channel	Single Channel	100	mW
		Dual Channel	45	
DETECTOR				
V_{CC}	Supply Voltage	All	-0.5 to 7.0	V
I_O (avg)	Average Output Current Per Channel	All	25	mA
I_O (pk)	Peak Output Current Per Channel	All	50	mA
V_O	Output Voltage Per Channel	All	-0.5 to 7.0	V
P_O	Output Power Dissipation Per Channel	Single Channel	85	mW
		Dual Channel	60	

Recommended Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to absolute maximum ratings.

Symbol	Parameter	Min.	Max.	Unit
V_{CC}	Supply Voltage	4.5	5.5	V
I_{FL}	Input Current, Low Level	0	250	μA
I_{FH}	Input Current, High Level	6.3 ⁽³⁾	20.0	mA
V_{EL}	Enable Voltage, Low Level	0	0.8	V
V_{EH}	Enable Voltage, High Level	2.0	V_{CC}	V
T_A	Ambient Operating Temperature	-40	+85	$^\circ\text{C}$
N	Fan Out (TTL load)		8	

Note:

- 6.3 mA is a guard banded value which allows for at least 20% CTR degradation. Initial input current threshold value is 5.0 mA or less.

Electrical Characteristics

Individual Component Characteristics ($V_{CC} = 5.5$ V, $T_A = 0^\circ\text{C}$ to 70°C unless otherwise specified)

Symbol	Parameter	Device	Test Conditions	Min.	Typ.	Max.	Unit
EMITTER							
V_F	Input Forward Voltage	All	$I_F = 10$ mA, $T_A = 25^\circ\text{C}$		1.45	1.70	V
			$I_F = 10$ mA			1.80	
B_{VR}	Input Reverse Breakdown Voltage	All	$I_R = 10$ μA	5.0			V
C_{IN}	Input Capacitance	All	$V_F = 0$, $f = 1$ MHz		60		pF
$\Delta V_F / \Delta T_A$	Temperature Coefficient of Forward Voltage	All	$I_F = 10$ mA		-1.4		mV/°C
DETECTOR							
I_{CCL}	Logic Low Supply Current	Single Channel	$I_F = 10$ mA, $V_O = \text{Open}$, $V_E = 0.5$ V		8	13	mA
		Dual Channel	$I_{F1} = I_{F2} = 10$ mA, $V_O = \text{Open}$		14	21	
I_{CCH}	Logic High Supply Current	Single Channel	$I_F = 0$ mA, $V_O = \text{Open}$, $V_E = 0.5$ V		6	10	mA
		Dual Channel	$I_F = 0$ mA, $V_O = \text{Open}$,		10	15	
I_{EL}	Low Level Enable Current	Single Channel	$V_E = 0.5$ V		-0.7	-1.6	mA
I_{EH}	High Level Enable Current	Single Channel	$V_E = 2.0$ V		-0.5	-1.6	mA
V_{EL}	Low Level Enable Voltage	Single Channel	$I_F = 10$ mA ⁽⁴⁾			0.8	V
V_{EH}	High Level Enable Voltage	Single Channel	$I_F = 10$ mA	2.0			V

Note:

4. Enable Input – No pull up resistor required as the device has an internal pull up resistor.

Transfer Characteristics ($V_{CC} = 5.5$ V, $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$ unless otherwise specified)

Symbol	Parameter	Device	Test Conditions	Min.	Typ.	Max.	Unit
I_{FT}	Input Threshold Current	All	$V_O = 0.6$ V, $V_E = 2.0$ V, $I_{OL} = 13$ mA		3	5	mA
I_{OH}	HIGH Level Output Current	All	$V_O = 5.5$ V, $I_F = 250$ μA , $V_E = 2.0$ V			100	μA
V_{OL}	LOW Level Output Voltage	All	$I_F = 5$ mA, $V_E = 2.0$ V, $I_{OL} = 13$ mA		0.4	0.6	V

Electrical Characteristics (Continued)

Switching Characteristics ($V_{CC} = 5$ V, $I_F = 7.5$ mA, $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$ unless otherwise specified)

Symbol	Parameter	Device	Test Conditions	Min.	Typ.	Max.	Unit
t_{PHL}	Propagation Delay Time to Logic LOW	All	$R_L = 350 \Omega$, $C_L = 15 \text{ pF}$, $T_A = 25^\circ\text{C}$ ⁽⁵⁾ (Fig. 14)	25	40	75	ns
			$R_L = 350 \Omega$, $C_L = 15 \text{ pF}$ ⁽⁵⁾ (Fig. 14)			100	
t_{PLH}	Propagation Delay Time to Logic HIGH	All	$R_L = 350 \Omega$, $C_L = 15 \text{ pF}$, $T_A = 25^\circ\text{C}$ ⁽⁶⁾ (Fig. 14)	20	40	75	ns
			$R_L = 350 \Omega$, $C_L = 15 \text{ pF}$ ⁽⁶⁾ (Fig. 14)			100	
$ t_{PHL} - t_{PLH} $	Pulse Width Distortion	All	$R_L = 350 \Omega$, $C_L = 15 \text{ pF}$ (Fig. 14)		1	35	ns
t_R	Output Rise Time (10% to 90%)	All	$R_L = 350 \Omega$, $C_L = 15 \text{ pF}$ ⁽⁷⁾ (Fig. 14)		30		ns
t_F	Output Fall Time (90% to 10%)	All	$R_L = 350 \Omega$, $C_L = 15 \text{ pF}$ ⁽⁸⁾ (Fig. 14)		10		ns
t_{EHL}	Enable Propagation Delay Time to Output LOW Level	Single Channel	$V_{EH} = 3.5$ V, $R_L = 350 \Omega$, $C_L = 15 \text{ pF}$ ⁽⁹⁾ (Fig. 15)		15		ns
t_{ELH}	Enable Propagation Delay Time to Output HIGH Level	Single Channel	$V_{EH} = 3.5$ V, $R_L = 350 \Omega$, $C_L = 15 \text{ pF}$ ⁽¹⁰⁾ (Fig. 15)		15		ns
$ CM_H $	Common Mode Transient Immunity at Logic High	6N137M, HCPL2630M	$I_F = 0$ mA, $V_{CM} = 50$ V _{PEAK} , $R_L = 350 \Omega$, $T_A = 25^\circ\text{C}$ ⁽¹¹⁾ (Fig. 16)		10,000		V/ μ s
		HCPL2601M, HCPL2631M		5000	10,000		
		HCPL2611M	$I_F = 0$ mA, $V_{CM} = 400$ V _{PEAK} , $R_L = 350 \Omega$, $T_A = 25^\circ\text{C}$ ⁽¹¹⁾ (Fig. 16)	10,000	15,000		
$ CM_L $	Common Mode Transient Immunity at Logic Low	6N137M, HCPL2630M	$V_{CM} = 50$ V _{PEAK} , $R_L = 350 \Omega$, $T_A = 25^\circ\text{C}$ ⁽¹¹⁾ (Fig. 16)		10,000		V/ μ s
		HCPL2601M, HCPL2631M		5000	10,000		
		HCPL2611M	$V_{CM} = 400$ V _{PEAK} , $R_L = 350 \Omega$, $T_A = 25^\circ\text{C}$ ⁽¹¹⁾ (Fig. 16)	10,000	15,000		

Notes:

5. t_{PHL} – Propagation delay is measured from the 3.75 mA level on the LOW to HIGH transition of the input current pulse to the 1.5 V level on the HIGH to LOW transition of the output voltage pulse.
6. t_{PLH} – Propagation delay is measured from the 3.75 mA level on the HIGH to LOW transition of the input current pulse to the 1.5 V level on the LOW to HIGH transition of the output voltage pulse.
7. t_R – Rise time is measured from the 90% to the 10% levels on the LOW to HIGH transition of the output pulse.
8. t_F – Fall time is measured from the 10% to the 90% levels on the HIGH to LOW transition of the output pulse.
9. t_{EHL} – Enable input propagation delay is measured from the 1.5 V level on the LOW to HIGH transition of the input voltage pulse to the 1.5 V level on the HIGH to LOW transition of the output voltage pulse.
10. t_{ELH} – Enable input propagation delay is measured from the 1.5 V level on the HIGH to LOW transition of the input voltage pulse to the 1.5 V level on the LOW to HIGH transition of the output voltage pulse.
11. Common mode transient immunity in logic high level is the maximum tolerable (positive) dV_{cm}/dt on the leading edge of the common mode pulse signal, V_{CM} , to assure that the output will remain in a logic high state (i.e., $V_O > 2.0$ V). Common mode transient immunity in logic low level is the maximum tolerable (negative) dV_{cm}/dt on the trailing edge of the common mode pulse signal, V_{CM} , to assure that the output will remain in a logic low state (i.e., $V_O < 0.8$ V).

Electrical Characteristics (Continued)

Isolation Characteristics ($T_A = 25^\circ\text{C}$ unless otherwise specified.)

Symbol	Parameter	Device	Test Conditions	Min.	Typ.	Max.	Unit
V_{ISO}	Withstand Insulation Test Voltage	All	Relative Humidity $\leq 50\%$, $I_{I-O} \leq 10 \mu\text{A}$, $t = 1 \text{ min}$, $f = 50 \text{ Hz}^{(12)(13)}$	5,000			VAC_{RMS}
R_{I-O}	Resistance (Input to Output)	All	$V_{I-O} = 500 \text{ V}_{\text{DC}}^{(12)}$		10^{11}		Ω
C_{I-O}	Capacitance (Input to Output)	All	$f = 1 \text{ MHz}$, $V_{I-O} = 0 \text{ V}_{\text{DC}}^{(12)}$		1		pF
I_{I-O}	Input-Output Insulation Leakage Current	All	Relative Humidity $\leq 45\%$, $V_{I-I} = 3000 \text{ V}_{\text{DC}}$, $t = 5 \text{ sec}^{(12)}$			1.0	μA

Notes:

12. Device is considered a two terminal device: pins 1, 2, 3 and 4 are shorted together and pins 5, 6, 7 and 8 are shorted together.
13. 5000 VAC_{RMS} for 1 minute duration is equivalent to 6000 VAC_{RMS} for 1 second duration.

**Single-Channel: 6N137M, HCPL2601M, HCPL2611M
 Dual-Channel: HCPL2630M, HCPL2631M – 8-Pin DIP High-Speed 10 MBit/s Logic Gate Optocouplers**

Typical Performance Curves

For Single-Channel Devices: 6N137M, HCPL2601M, and HCPL2611M




Figure 3. Low Level Output Voltage vs. Ambient Temperature




Figure 4. Input Diode Forward Voltage vs. Forward Current




Figure 5. Switching Time vs. Forward Current




Figure 6. Low Level Output vs. Ambient Temperature




Figure 7. Input Threshold Current vs. Ambient Temperature




Figure 8. Output Voltage vs. Input Forward Current

**Single-Channel: 6N137M, HCPL2601M, HCPL2611M
Dual-Channel: HCPL2630M, HCPL2631M – 8-Pin DIP High-Speed 10 MBit/s Logic Gate Optocouplers**

Typical Performance Curves (Continued)

For Single-Channel Devices: 6N137M, HCPL2601M, HCPL2611M




Figure 9. Pulse Width Distortion vs. Temperature




Figure 10. Rise and Fall Time vs. Temperature




Figure 11. Enable Propagation Delay vs. Temperature




Figure 12. Switching Time vs. Temperature




Figure 13. High Level Output Current vs. Temperature

**Single-Channel: 6N137M, HCPL2601M, HCPL2611M
 Dual-Channel: HCPL2630M, HCPL2631M – 8-Pin DIP High-Speed 10 MBit/s Logic Gate Optocouplers**

Typical Performance Curves (Continued)

For Dual-Channel Devices: HCPL2630M and HCPL2631M




Figure 14. Low Level Output Voltage vs. Ambient Temperature




Figure 15. Input Diode Forward Voltage vs. Forward Current




Figure 16. Switching Time vs. Forward Current




Figure 17. Low Level Output Current vs. Ambient Temperature




Figure 18. Input Threshold Current vs. Ambient Temperature




Figure 19. Output Voltage vs. Input Forward Current

**Single-Channel: 6N137M, HCPL2601M, HCPL2611M
 Dual-Channel: HCPL2630M, HCPL2631M – 8-Pin DIP High-Speed 10 MBit/s Logic Gate Optocouplers**

Typical Performance Curves (Continued)

For Dual-Channel Devices: HCPL2630M and HCPL2631M




Figure 20. Pulse Width Distortion vs. Temperature




Figure 21. Rise and Fall Time vs. Temperature




Figure 22. Switching Time vs. Temperature




Figure 23. High Level Output Current vs. Temperature

Single-Channel: 6N137M, HCPL2601M, HCPL2611M
Dual-Channel: HCPL2630M, HCPL2631M – 8-Pin DIP High-Speed 10 MBit/s Logic Gate Optocouplers

Test Circuits




Figure 24. Test Circuit and Waveforms for t_{PLH} , t_{PHL} , t_r and t_f




Figure 25. Test Circuit t_{EHL} and t_{ELH}

Test Circuits (Continued)





Figure 26. Test Circuit Common Mode Transient Immunity

Reflow Profile



Profile Feature	Pb-Free Assembly Profile
Temperature Min. (Tsmin)	150°C
Temperature Max. (Tsmax)	200°C
Time (t _s) from (Tsmin to Tsmax)	60 to 120 s
Ramp-up Rate (t _L to t _P)	3°C/second maximum
Liquidous Temperature (T _L)	217°C
Time (t _L) Maintained Above (T _L)	60 to 150 s
Peak Body Package Temperature	260°C +0°C / -5°C
Time (t _P) within 5°C of 260°C	30 s
Ramp-down Rate (T _P to T _L)	6°C/s maximum
Time 25°C to Peak Temperature	8 minutes maximum

Figure 27. Reflow Profile

Ordering Information

Part Number	Package	Packing Method
6N137M	DIP 8-Pin	Tube (50 units per tube)
6N137SM	SMT 8-Pin (Lead Bend)	Tube (50 units per tube)
6N137SDM	SMT 8-Pin (Lead Bend)	Tape and Reel (1,000 units per reel)
6N137VM	DIP 8-Pin, DIN EN/IEC 60747-5-5 Option	Tube (50 units per tube)
6N137SVM	SMT 8-Pin (Lead Bend), DIN EN/IEC 60747-5-5 Option	Tube (50 units per tube)
6N137SDVM	SMT 8-Pin (Lead Bend), DIN EN/IEC 60747-5-5 Option	Tape and Reel (1,000 units per reel)
6N137TVM	DIP 8-Pin, 0.4" Lead Spacing, DIN EN/IEC 60747-5-5 Option	Tube (50 units per tube)
6N137TSVM	SMT 8-Pin, 0.4" Lead Spacing, DIN EN/IEC 60747-5-5 Option	Tube (50 units per tube)
6N137TSR2VM	SMT 8-Pin, 0.4" Lead Spacing, DIN EN/IEC 60747-5-5 Option	Tape and Reel (1,000 units per reel)

Note:

The product orderable part number system listed in this table also applies to the HCPL2601M, HCPL2611M, HCPL2630M and HCPL2631M product families.

Marking Information





Figure 28. Top Mark

Definitions	
1	Fairchild Logo
2	Device Number
3	DIN EN/IEC60747-5-5 Option (only appears on component ordered with this option)
4	Two Digit Year Code, e.g., '16'
5	Two Digit Work Week Ranging from '01' to '53'
6	Assembly Package Code

**Single-Channel: 6N137M, HCPL2601M, HCPL2611M
 Dual-Channel: HCPL2630M, HCPL2631M – 8-Pin DIP High-Speed 10 MBit/s Logic Gate Optocouplers**


Carrier Tape Specifications (Option SD)







Symbol	Description	Dimension in mm
W	Tape Width	16.0 ± 0.3
t	Tape Thickness	0.30 ± 0.05
P_0	Sprocket Hole Pitch	4.0 ± 0.1
D_0	Sprocket Hole Diameter	1.55 ± 0.05
E	Sprocket Hole Location	1.75 ± 0.10
F	Pocket Location	7.5 ± 0.1
P_2		2.0 ± 0.1
P	Pocket Pitch	12.0 ± 0.1
A_0	Pocket Dimensions	10.30 ± 0.20
B_0		10.30 ± 0.20
K_0		4.90 ± 0.20
W_1	Cover Tape Width	13.2 ± 0.2
d	Cover Tape Thickness	0.1 Maximum
	Maximum Component Rotation or Tilt	10°
R	Minimum Bending Radius	30

**Single-Channel: 6N137M, HCPL2601M, HCPL2611M
Dual-Channel: HCPL2630M, HCPL2631M – 8-Pin DIP High-Speed 10 MBit/s Logic Gate Optocouplers**

Carrier Tape Specifications (Option TSR2)




Symbol	Description	Dimension in mm
W	Tape Width	24.0 ± 0.3
t	Tape Thickness	0.40 ± 0.1
P_0	Sprocket Hole Pitch	4.0 ± 0.1
D_0	Sprocket Hole Diameter	1.55 ± 0.05
E	Sprocket Hole Location	1.75 ± 0.10
F	Pocket Location	11.5 ± 0.1
P_2		2.0 ± 0.1
P	Pocket Pitch	16.0 ± 0.1
A_0	Pocket Dimensions	12.80 ± 0.1
B_0		10.35 ± 0.1
K_0		5.7 ± 0.1
W_1	Cover Tape Width	21.0 ± 0.1
d	Cover Tape Thickness	0.1 Maximum
	Maximum Component Rotation or Tilt	10°
R	Minimum Bending Radius	30





NOTES:

- A) NO STANDARD APPLIES TO THIS PACKAGE
- B) ALL DIMENSIONS ARE IN MILLIMETERS.
- C) DIMENSIONS ARE EXCLUSIVE OF BURRS,
MOLD FLASH, AND TIE BAR EXTRUSION
- D) DWG FILENAME AND REVISION: MKT-N08Lrev2.

FAIRCHILD









TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

AccuPower™
 AttitudeEngine™
 Awinda®
 AX-CAP®*
 BitSiC™
 Build it Now™
 CorePLUS™
 CorePOWER™
 CROSSVOLT™
 CTL™
 Current Transfer Logic™
 DEUXPEED®
 Dual Cool™
 EcosPARK®
 EfficientMax™
 ESBC™

 Fairchild®
 Fairchild Semiconductor®
 FACT Quiet Series™
 FACT®
 FastvCore™
 FETBench™
 FPS™
 F-PFS™
 FRFET®
 Global Power Resource™
 GreenBridge™
 Green FPS™
 Green FPS™ e-Series™
 Gmax™
 GTO™
 IntelliMAX™
 ISOPLANAR™
 Making Small Speakers Sound Louder and Better™
 MegaBuck™
 MICROCOUPLER™
 MicroFET™
 MicroPak™
 MicroPak2™
 MillerDrive™
 MotionMax™
 MotionGrid™
 MTI®
 MTx®
 MVN®
 mWSaver®
 OptoHi™
 OPTOLOGIC®
 OPTOPLANAR®
 Power Supply WebDesigner™
 PowerTrench®
 PowerXST™
 Programmable Active Droop™
 QFET®
 QS™
 Quiet Series™
 RapidConfigure™

 Saving our world, 1mW/W/kW at a time™
 SignalWise™
 SmartMax™
 SMART START™
 Solutions for Your Success™
 SPM®
 STEALTH™
 SuperFET®
 SuperSOT™-3
 SuperSOT™-6
 SuperSOT™-8
 SupreMOS®
 SyncFET™
 Sync-Lock™

OPTOPLANAR®

 Power Supply WebDesigner™
 PowerTrench®
 PowerXST™
 Programmable Active Droop™
 QFET®
 QS™
 Quiet Series™
 RapidConfigure™

 Saving our world, 1mW/W/kW at a time™
 SignalWise™
 SmartMax™
 SMART START™
 Solutions for Your Success™
 SPM®
 STEALTH™
 SuperFET®
 SuperSOT™-3
 SuperSOT™-6
 SuperSOT™-8
 SupreMOS®
 SyncFET™
 Sync-Lock™

TinyBoost®
 TinyBuck®
 TinyCalc™
 TinyLogic®
 TINYOPTO™
 TinyPower™
 TinyPWM™
 TinyWire™
 TranSiC™
 TriFault Detect™
 TRUECURRENT®*
 μSerDes™

 UHC®
 Ultra FRFET™
 UniFET™
 VCX™
 VisualMax™
 VoltagePlus™
 XS™
 Xsens™
 仙童®

* Trademarks of System General Corporation, used under license by Fairchild Semiconductor.

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. TO OBTAIN THE LATEST, MOST UP-TO-DATE DATASHEET AND PRODUCT INFORMATION, VISIT OUR WEBSITE AT [HTTP://WWW.FAIRCHILDSEMI.COM](http://WWW.FAIRCHILDSEMI.COM). FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

AUTHORIZED USE

Unless otherwise specified in this data sheet, this product is a standard commercial product and is not intended for use in applications that require extraordinary levels of quality and reliability. This product may not be used in the following applications, unless specifically approved in writing by a Fairchild officer: (1) automotive or other transportation, (2) military/aerospace, (3) any safety critical application – including life critical medical equipment – where the failure of the Fairchild product reasonably would be expected to result in personal injury, death or property damage. Customer's use of this product is subject to agreement of this Authorized Use policy. In the event of an unauthorized use of Fairchild's product, Fairchild accepts no liability in the event of product failure. In other respects, this product shall be subject to Fairchild's Worldwide Terms and Conditions of Sale, unless a separate agreement has been signed by both Parties.

ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.fairchildsemi.com, under Terms of Use

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufacturers of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed applications, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handling and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address any warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.

Rev. I77