

FEATURES

Meets EIA RS-485 Standard 30 Mbps Data Rate Single 5 V Supply -7 V to +12 V Bus Common-Mode Range High Speed, Low Power BiCMOS Thermal Shutdown Protection Short-Circuit Protection Driver Propagation Delay: 10 ns Receiver Propagation Delay: 15 ns High-Z Outputs with Power Off Superior Upgrade for LTC1485

APPLICATIONS

Low Power RS-485 Systems DTE-DCE Interface Packet Switching Local Area Networks Data Concentration Data Multiplexers Integrated Services Digital Network (ISDN)

GENERAL DESCRIPTION

The ADM1485 is a differential line transceiver suitable for high speed bidirectional data communication on multipoint bus transmission lines. It is designed for balanced data transmission and complies with both RS-485 and RS-422 EIA Standards. The part contains a differential line driver and a differential line receiver. Both the driver and the receiver may be enabled independently. When disabled, the outputs are three-stated.

The ADM1485 operates from a single 5 V power supply. Excessive power dissipation caused by bus contention or by output shorting is prevented by a thermal shutdown circuit. This feature forces the driver output into a high impedance state if, during fault conditions, a significant temperature increase is detected in the internal driver circuitry.

Up to 32 transceivers may be connected simultaneously on a bus, but only one driver should be enabled at any time. It is important, therefore, that the remaining disabled drivers do not load the bus. To ensure this, the ADM1485 driver features high output impedance when disabled and also when powered down. This minimizes the loading effect when the transceiver is not being used. The high impedance driver output is maintained over the entire common-mode voltage range from -7 V to +12 V.

The receiver contains a fail-safe feature that results in a logic high output state if the inputs are unconnected (floating).

The ADM1485 is fabricated on BiCMOS, an advanced mixed technology process combining low power CMOS with fast switching bipolar technology. All inputs and outputs contain protection against ESD; all driver outputs feature high source and sink current capability. An epitaxial layer is used to guard against latch-up.

The ADM1485 features extremely fast switching speeds. Minimal driver propagation delays permit transmission at typical data rates of 30 Mbps while low skew minimizes EMI interference.

The part is fully specified over the commercial and industrial temperature range and is available in PDIP, SOIC, and small MSOP packages.

REV. F


Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781/329-4700 www.analog.com Fax: 781/461-3113 © 2012 Analog Devices, Inc. All rights reserved.

5 V Low Power EIA RS-485 Transceiver

ADM1485

FUNCTIONAL BLOCK DIAGRAM 8-Lead



ADM1485* Product Page Quick Links

Last Content Update: 08/30/2016

Comparable Parts

View a parametric search of comparable parts

Evaluation Kits

• Standard RS-485 Half-Duplex Evaluation Board, EVAL-RS485HDEBZ

Documentation 🖵

Application Notes

- AN-1176: Component Footprints and Symbols in the Binary .Bxl File Format
- AN-960: RS-485/RS-422 Circuit Implementation Guide

Data Sheet

 ADM1485: 5 V Low Power EIA RS-485 Transceiver Data Sheet

Software and Systems Requirements 🖵

- ADI RS-485/RS-422 Cross Reference Guide
- RS-232 Transceivers Cross Reference Guide

Tools and Simulations

• ADM1485 IBIS Model

Reference Materials

Analog Dialogue

• EMC, CE Mark, IEC801... What's it all about?

Solutions Bulletins & Brochures

- Emerging Energy Applications Solutions Bulletin, Volume 10, Issue 4
- Test & Instrumentation Solutions Bulletin, Volume 10, Issue 3

Design Resources 🖵

- ADM1485 Material Declaration
- PCN-PDN Information
- Quality And Reliability
- Symbols and Footprints

Discussions 🖵

View all ADM1485 EngineerZone Discussions

Sample and Buy

Visit the product page to see pricing options

Technical Support

Submit a technical question or find your regional support number

^{*} This page was dynamically generated by Analog Devices, Inc. and inserted into this data sheet. Note: Dynamic changes to the content on this page does not constitute a change to the revision number of the product data sheet. This content may be frequently modified.

$\label{eq:ADM1485} ADM1485 \mbox{--} SPECIFICATIONS (V_{cc} = 5 \ V \pm 5\%. \ \mbox{All specifications T_{MIN} to T_{MAX}, unless otherwise noted.})$

Parameter	Min	Тур	Max	Unit	Test Conditions/Comments
DRIVER					
Differential Output Voltage, V _{OD}			5.0	V	R = ∞, Test Circuit 1
	2.0		5.0	V	$V_{CC} = 5 V, R = 50 \Omega$ (RS-422), Test Circuit 1
	1.5		5.0	V	$R = 27 \Omega$ (RS-485), Test Circuit 1
V _{OD3}	1.5		5.0	V	$V_{TST} = -7$ V to +12 V, Test Circuit 2
$\Delta V_{OD} $ for Complementary Output States			0.2	V	$R = 27 \Omega$ or 50 Ω , Test Circuit 1
Common-Mode Output Voltage V _{OC}			3	V	$R = 27 \Omega \text{ or } 50 \Omega$, Test Circuit 1
$\Delta V_{OD} $ for Complementary Output States			0.2	V	$R = 27 \Omega \text{ or } 50 \Omega$
Output Short-Circuit Current (V _{OUT} = High)	35		250	mA	$-7 \text{ V} \le \text{V}_{\text{O}} \le +12 \text{ V}$
Output Short-Circuit Current (V _{OUT} = Low)	35		250	mA	$-7 \text{ V} \le \text{V}_{\text{O}} \le +12 \text{ V}$
CMOS Input Logic Threshold Low, V _{INL}			0.8	V	
CMOS Input Logic Threshold High, V _{INH}	2.0			V	
Logic Input Current (DE, DI)			± 1.0	μA	
RECEIVER					
Differential Input Threshold Voltage, V _{TH}	-0.2		+0.2	V	$-7 \text{ V} \le \text{V}_{\text{CM}} \le +12 \text{ V}$
Input Voltage Hysteresis, ΔV_{TH}		70		mV	$V_{CM} = 0 V$
Input Resistance	12			kΩ	$-7 \text{ V} \le \text{V}_{\text{CM}} \le +12 \text{ V}$
Input Current (A, B)			1	mA	$V_{IN} = +12 V$
			-0.8	mA	$V_{IN} = -7 V$
CMOS Input Logic Threshold Low, V _{INL}			0.8	V	
CMOS Input Logic Threshold High, V _{INH}	2.0			V	
Logic Enable Input Current (RE)			± 1	μA	
CMOS Output Voltage Low, V _{OL}			0.4	V	$I_{OUT} = +4.0 \text{ mA}$
CMOS Output Voltage High, V _{OH}	4.0			V	$I_{OUT} = -4.0 \text{ mA}$
Short-Circuit Output Current	7		85	mA	$V_{OUT} = GND \text{ or } V_{CC}$
Three-State Output Leakage Current			± 1.0	μA	$0.4~V \le V_{OUT} \le 2.4~V$
POWER SUPPLY CURRENT					
I _{CC} (Outputs Enabled)		1.0	2.2	mA	Digital Inputs = GND or V _{CC}
I _{CC} (Outputs Disabled)		0.6	1	mA	Digital Inputs = GND or V_{CC}

Specifications subject to change without notice.

TIMING SPECIFICATIONS ($V_{CC} = 5 V \pm 5\%$. All specifications T_{MIN} to T_{MAX}, unless otherwise noted.)

Parameter	Min	Тур	Max	Unit	Test Conditions/Comments
DRIVER					
Propagation Delay Input to Output t _{PLH} , t _{PHL}	2	10	15	ns	$R_{LDIFF} = 54 \Omega$, $C_{L1} = C_{L2} = 100 pF$, Test Circuit 3
Driver O/P to $\overline{O/P}$ t _{SKEW}		1	5	ns	$R_{LDIFF} = 54 \Omega$, $C_{L1} = C_{L2} = 100 \text{ pF}$, Test Circuit 3
Driver Rise/Fall Time t _R , t _F		8	15	ns	$R_{LDIFF} = 54 \Omega$, $C_{L1} = C_{L2} = 100 pF$, Test Circuit 3
Driver Enable to Output Valid		10	25	ns	$R_L = 110 \Omega$, $C_L = 50 pF$, Test Circuit 4
Driver Disable Timing		10	25	ns	$R_L = 110 \Omega$, $C_L = 50 pF$, Test Circuit 4
Matched Enable Switching		0	2	ns	$R_L = 110 \Omega$, $C_L = 50 pF$, Test Circuit 4*
$ \mathbf{t}_{AZH} - \mathbf{t}_{BZL} , \mathbf{t}_{BZH} - \mathbf{t}_{AZL} $					
Matched Disable Switching		0	2	ns	$R_L = 110 \Omega$, $C_L = 50 pF$, Test Circuit 4*
$ t_{AHZ} - t_{BLZ} , t_{BHZ} - t_{ALZ} $					
RECEIVER					
Propagation Delay Input to Output t _{PLH} , t _{PHL}	8	15	30	ns	$C_L = 15 \text{ pF}$, Test Circuit 5
Skew $ t_{PLH} - t_{PHL} $			5	ns	$C_L = 15 \text{ pF}$, Test Circuit 5
Receiver Enable t _{EN1}		5	20	ns	$C_L = 15 \text{ pF}, R_L = 1 \text{ k}\Omega$, Test Circuit 6
Receiver Disable t _{EN2}		5	20	ns	$C_L = 15 \text{ pF}, R_L = 1 \text{ k}\Omega$, Test Circuit 6
Tx Pulse Width Distortion		1		ns	
Rx Pulse Width Distortion		1		ns	

*Guaranteed by characterization.

Specifications subject to change without notice.

ABSOLUTE MAXIMUM RATINGS*

 $(T_A = 25^{\circ}C, unless otherwise noted.)$

V_{CC}
Inputs
Driver Input (DI) $\dots \dots \dots$
Control Inputs (DE, $\overline{\text{RE}}$)0.3 V to V _{CC} + 0.3 V
Receiver Inputs (A, B) $\dots -9$ V to +14 V
Outputs
Driver Outputs (A, B) $\dots -9$ V to +14 V
Receiver Output $\dots \dots \dots$
Power Dissipation 8-Lead MSOP 900 mW
θ_{IA} , Thermal Impedance
Power Dissipation 8-Lead PDIP 500 mW
θ_{IA} , Thermal Impedance
Power Dissipation 8-Lead SOIC 450 mW
θ_{JA} , Thermal Impedance
Operating Temperature Range
Commercial (J Version) 0°C to 70°C
Industrial (A Version)40°C to +85°C
Storage Temperature Range
Lead Temperature (Soldering, 10 sec)
Vapor Phase (60 sec)
Infrared (15 sec)

*Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum ratings for extended periods of time may affect device reliability.

Table I. Transmitting

Inputs		Outpu	its
DE	DI	В	А
1	1	0	1
1	0	1	0
0	X	Z	Z


Table II. Receiving

RE	Inputs A-B	Outputs RO
0	≥ +0.2 V	1
0	$\leq -0.2 \text{ V}$	0
0	Inputs Open	1
1	X	Z

PIN FUNCTION DESCRIPTIONS

Pin No.	Mnemonic	Function
1	RO	Receiver Output. When enabled if A > B by 200 mV, then RO = High. If A < B by 200 mV, then RO = Low.
2	RE	Receiver Output Enable. A low level enables the receiver output, RO. A high level places it in a high impedance state.
3	DE	Driver Output Enable. A high level enables the driver differential outputs, A and B. A low level places it in a high impedance state.
4	DI	Driver Input. When the driver is enabled, a logic low on DI forces A low and B high while a logic high on DI forces A high and B low.
5	GND	Ground Connection, 0 V.
6	А	Noninverting Receiver Input A/Driver Output A.
7	В	Inverting Receiver Input B/Driver Output B
8	V _{CC}	Power Supply, 5 V \pm 5%.

PIN CONFIGURATION




CAUTION _


ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the ADM1485 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.




Test Circuits



Test Circuit 1. Driver Voltage Measurement



Test Circuit 2. Driver Voltage Measurement



Test Circuit 3. Driver Propagation Delay

Switching Characteristics




Figure 1. Driver Propagation Delay, Rise/Fall Timing







Figure 2. Driver Enable/Disable Timing



Test Circuit 4. Driver Enable/Disable



Test Circuit 5. Receiver Propagation Delay



Test Circuit 6. Receiver Enable/Disable







Figure 3. Receiver Propagation Delay






REV. F


Typical Performance Characteristics–ADM1485




TPC 1. Output Current vs. Receiver Output Low Voltage




TPC 2. Output Current vs. Receiver Output High Voltage




TPC 3. Receiver Output High Voltage vs. Temperature




TPC 4. Receiver Output Low Voltage vs. Temperature




TPC 5. Output Current vs. Driver Differential Output Voltage




TPC 6. Driver Differential Output Voltage vs. Temperature, $R_L = 26.8 \Omega$




TPC 7. Output Current vs. Driver Output Low Voltage




TPC 8. Output Current vs. Driver Output High Voltage




TPC 9. Supply Current vs. Temperature




TPC 10. Rx Skew vs. Temperature









TPC 12. Tx Pulse Width Distortion




TPC 13. Unloaded Driver Differential Outputs




TPC 14. Loaded Driver Differential Outputs



TPC 15. Driver/Receiver Propagation Delays Low to High



TPC 16. Driver/Receiver Propagation Delays High to Low



TPC 17. Driver Output at 30 Mbps

APPLICATION INFORMATION

Differential Data Transmission

Differential data transmission is used to reliably transmit data at high rates over long distances and through noisy environments. Differential transmission nullifies the effects of ground shifts and noise signals that appear as common-mode voltages on the line. There are two main standards approved by the Electronics Industries Association (EIA) that specify the electrical characteristics of transceivers used in differential data transmission.

The RS-422 standard specifies data rates up to 10 MBaud and line lengths up to 4000 ft. A single driver can drive a transmission line with up to 10 receivers.

In order to cater to true multipoint communications, the RS-485 standard was defined. This standard meets or exceeds all the requirements of the RS-422 but also allows for up to 32 drivers and 32 receivers to be connected to a single bus. An extended common-mode range of -7 V to +12 V is defined. The most significant difference between the RS-422 and the RS-485 is the fact that the drivers may be disabled, thereby allowing more than one (32 in fact) to be connected to a single line. Only one driver should be enabled at a time, but the RS-485 standard contains additional specifications to guarantee device safety in the event of line contention.

Table III. Comparison of RS-422 and RS-485 Interface Standards

Specification	RS- 422	RS- 485
Transmission Type	Differential	Differential
Maximum Cable Length	4000 ft.	4000 ft.
Minimum Driver Output Voltage	$\pm 2 \text{ V}$	±1.5 V
Driver Load Impedance	100 Ω	54 Ω
Receiver Input Resistance	$4 \text{ k}\Omega \text{ min}$	$12 \text{ k}\Omega \text{ min}$
Receiver Input Sensitivity	$\pm 200 \text{ mV}$	±200 mV
Receiver Input Voltage Range	–7 V to +7 V	-7 V to +12 V
No. of Drivers/Receivers per Line	1/10	32/32

Cable and Data Rate

The transmission line of choice for RS-485 communications is a twisted pair. Twisted pair cable tends to cancel common-mode noise and also causes cancellation of the magnetic fields generated by the current flowing through each wire, thereby reducing the effective inductance of the pair.

The ADM1485 is designed for bidirectional data communications on multipoint transmission lines. A typical application showing a multipoint transmission network is illustrated in Figure 5. An RS-485 transmission line can have as many as 32 transceivers on the bus. Only one driver can transmit at a particular time, but multiple receivers may be enabled simultaneously. As with any transmission line, it is important that reflections are minimized. This can be achieved by terminating the extreme ends of the line using resistors equal to the characteristic impedance of the line. Stub lengths of the main line should also be kept as short as possible. A properly terminated transmission line appears purely resistive to the driver.




Figure 5. Typical RS-485 Network

Thermal Shutdown

The ADM1485 contains thermal shutdown circuitry that protects the part from excessive power dissipation during fault conditions. Shorting the driver outputs to a low impedance source can result in high driver currents. The thermal sensing circuitry detects the increase in die temperature and disables the driver outputs. The thermal sensing circuitry is designed to disable the driver outputs when a die temperature of 150°C is reached. As the device cools, the drivers are re-enabled at 140°C.

Propagation Delay


The ADM1485 features very low propagation delay, ensuring maximum baud rate operation. The driver is well balanced, ensuring distortion free transmission.


Another important specification is a measure of the skew between the complementary outputs. Excessive skew impairs the noise immunity of the system and increases the amount of electromagnetic interference (EMI).

Receiver Open-Circuit Fail-Safe

The receiver input includes a fail-safe feature that guarantees a logic high on the receiver when the inputs are open circuit or floating.

OUTLINE DIMENSIONS





CONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETER DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN. CORNER LEADS MAY BE CONFIGURED AS WHOLE OR HALF LEADS.

070606-A

Figure 8. 8-Lead Plastic Dual In-Line Package [PDIP] Narrow Body (N-8)

Dimensions shown in inches and (millimeters)

ORDERING GUIDE

Model ¹	Temperature Range	Package Description	Package Option	Brand
ADM1485JNZ	0°C to 70°C	8-Lead PDIP	N-8	
ADM1485JRZ	0°C to 70°C	8-Lead SOIC_N	R-8	
ADM1485JR-REEL	0°C to 70°C	8-Lead SOIC_N	R-8	
ADM1485JRZ-REEL	0°C to 70°C	8-Lead SOIC_N	R-8	
ADM1485ANZ	–40°C to +85°C	8-Lead PDIP	N-8	
ADM1485ARMZ	-40°C to +85°C	8-Lead MSOP	RM-8	M42
ADM1485ARMZ-REEL	-40°C to +85°C	8-Lead MSOP	RM-8	M42
ADM1485ARMZ-REEL7	-40°C to +85°C	8-Lead MSOP	RM-8	M42
ADM1485ARZ		8-Lead SOIC_N	R-8	
ADM1485ARZ-REEL		8-Lead SOIC_N	R-8	
ADM1485ARZ-REEL7		8-Lead SOIC_N	R-8	
ADM1485JCHIPS			Die	

¹ Z = RoHS Compliant Part.

REVISION HISTORY

Changed Data Rates of Up to 5 Mbps to Typical Data Rates of 30 Mbps	
-	
	1
Updated Outline Dimensions	9
Changes to Ordering Guide	.10

9/03—Data Sheet changed from REV. D to REV. E.

Change to SPECIFICATIONS	2
Changes to ORDERING GUIDE	3
Updated OUTLINE DIMENSIONS	9

7/03—Data Sheet changed from REV. C to REV. D.

Changes to SPECIFICATIONS	2
Changes to ABSOLUTE MAXIMUM RATINGS	3
Updated ORDERING GUIDE	

1/03—Data Sheet changed from REV. B to REV. C.

Change to SPECIFICATIONS	2
Change to ORDERING GUIDE	3

12/02—Data Sheet changed from REV. A to REV. B.

Deleted Q-8 Package	Universal
Edits to FEATURES	1
Edits to GENERAL DESCRIPTION	1
Edits, additions to SPECIFICATIONS	2
Edits, additions to ABSOLUTE MAXIMUM RATINGS	53
Additions to ORDERING GUIDE	3
TPCs updated and reformatted	5
Addition of 8-Lead MSOP Package	9
Update to OUTLINE DIMENSIONS	

©2012 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D00063-0-8/12(F)

