

ANALOG Low Voltage 1.15 V to 5.5 V, Single-Channel DEVICES Bidirectional Logic Level Translator **Bidirectional Logic Level Translator**

ADG3301

FEATURES

Bidirectional level translation Operates from 1.15 V to 5.5 V Low quiescent current $< 5 \mu A$ No direction pin

APPLICATIONS

SPI®, MICROWIRE® level translation Low voltage ASIC level translation **Smart card readers** Cell phones and cell phone cradles Portable communication devices **Telecommunications equipment Network switches and routers** Storage systems (SAN/NAS) **Computing/server applications GPS Portable POS systems** Low cost serial interfaces

GENERAL DESCRIPTION

The ADG3301 is a single-channel, bidirectional logic level translator. It can be used in multivoltage digital system applications such as data transfer between a low voltage DSP/controller and a higher voltage device. The internal architecture allows the device to perform bidirectional logic level translation without an additional signal to set the direction in which the translation takes place.

The voltage applied to V_{CCA} sets the logic levels on the A side of the device, while V_{CCY} sets the levels on the Y side. For proper operation, V_{CCA} must always be less than V_{CCY}. The V_{CCA}compatible logic signals applied to the A pin appear as V_{CCY}compatible levels on the Y pin. Similarly, V_{CCY}-compatible logic levels applied to the Y pin appear as V_{CCA}-compatible logic levels on the A pin. The enable pin (EN) provides three-state operation on both the A pin and the Y pin. When the device enable pin is pulled low, the terminals on both sides of the device are in the high impedance state. The EN pin is referred to the V_{CCA} supply voltage and driven high for normal operation.

The ADG3301 is available in a compact 6-lead SC70 package and is guaranteed to operate over the 1.15 V to 5.5 V supply voltage range and extended -40°C to +85°C temperature range.

FUNCTIONAL BLOCK DIAGRAM




Figure 1.

PRODUCT HIGHLIGHTS

- 1. Bidirectional level translation.
- 2. Fully guaranteed over the 1.15 V to 5.5 V supply range.
- 3. No direction pin.
- 4. Compact 6-lead SC70 package.

© 2005 Analog Devices, Inc. All rights reserved.

ADG3301* Product Page Quick Links

Last Content Update: 08/30/2016

Comparable Parts

View a parametric search of comparable parts

Documentation <a>□

Data Sheet

• ADG3301: Low Voltage 1.15 V to 5.5 V, Single-Channel Bidirectional Logic Level Translator Data Sheet

User Guides

• UG-252: Evaluation Board for the AD7280A Lithium Ion Battery Monitoring System

Reference Materials

Product Selection Guide

· Switches and Multiplexers Product Selection Guide

Design Resources -

- ADG3301 Material Declaration
- · PCN-PDN Information
- · Quality And Reliability
- · Symbols and Footprints

Discussions <a>□

View all ADG3301 EngineerZone Discussions

Sample and Buy -

Visit the product page to see pricing options

Technical Support <a> □

Submit a technical question or find your regional support number

^{*} This page was dynamically generated by Analog Devices, Inc. and inserted into this data sheet. Note: Dynamic changes to the content on this page does not constitute a change to the revision number of the product data sheet. This content may be frequently modified.

TABLE OF CONTENTS

Features	1
Applications	1
Functional Block Diagram	1
General Description	1
Product Highlights	1
Specifications	3
Absolute Maximum Ratings	6
ESD Caution	6
Pin Configuration and Function Descriptions	7
Typical Performance Characteristics	8
Test Circuits	12
Terminology	15

Theory of Operation	10
Level Translator Architecture	16
Input Driving Requirements	16
Output Load Requirements	16
Enable Operation	16
Power Supplies	16
Data Rate	17
Applications	18
Layout Guidelines	18
Outline Dimensions	19
Ordering Guide	10

REVISION HISTORY

12/05—Revision 0: Initial Version

SPECIFICATIONS

 $V_{\text{CCY}} = 1.65 \text{ V to } 5.5 \text{ V}, V_{\text{CCA}} = 1.15 \text{ V to } V_{\text{CCY}}, GND = 0 \text{ V. All specifications } T_{\text{MIN}} \text{ to } T_{\text{MAX}}, \text{ unless otherwise noted.}$

Table 1.

Parameter ¹	Symbol	Conditions	Min	Typ ²	Max	Unit
LOGIC INPUTS/OUTPUTS						
A Side						
Input High Voltage ³	V _{IHA}	$V_{CCA} = 1.15 V$	V _{CCA} – 0.3			V
	V _{IHA}	$V_{CCA} = 1.2 \text{ V to } 5.5 \text{ V}$	$0.65 \times V_{CCA}$			
Input Low Voltage ³	V _{ILA}				$0.35 \times V_{CCA}$	V
Output High Voltage	V_{OHA}	$V_Y = V_{CCY}$, $I_{OH} = 20 \mu A$, see Figure 27	V _{CCA} – 0.4			V
Output Low Voltage	Vola	$V_Y = 0 \text{ V}$, $I_{OL} = 20 \mu\text{A}$, see Figure 27			0.4	V
Capacitance ³	C _A	f = 1 MHz, $EN = 0$, see Figure 32		9		рF
Leakage Current	I _{LA, Hi} Z	$V_A = 0 \text{ V/V}_{CCA}$, EN = 0, see Figure 29			±1	μΑ
Y Side						
Input High Voltage ³	V _{IHY}		$0.65 \times V_{CCY}$			V
Input Low Voltage ³	V _{ILY}				$0.35 \times V_{CCY}$	V
Output High Voltage	V_{OHY}	$V_A = V_{CCA}$, $I_{OH} = 20 \mu A$, see Figure 28	V _{CCY} – 0.4			V
Output Low Voltage	V _{OLY}	$V_A = 0 \text{ V}$, $I_{OL} = 20 \mu\text{A}$, see Figure 28			0.4	V
Capacitance ³	C _Y	f = 1 MHz, $EN = 0$, see Figure 33		6		рF
Leakage Current	I _{LY, HiZ}	$V_Y = 0 \text{ V/V}_{CCY}$, EN = 0, see Figure 30			±1	μΑ
Enable (EN)						
Input High Voltage ³	VIHEN	$V_{CCA} = 1.15 \text{ V}$	V _{CCA} – 0.3			V
	V _{IHEN}	$V_{CCA} = 1.2 \text{ V to } 5.5 \text{ V}$	$0.65 \times V_{CCA}$			V
Input Low Voltage ³	VILEN				$0.35 \times V_{CCA}$	V
Leakage Current	I _{LEN}	$V_{EN} = 0 \text{ V/V}_{CCA}$, $V_A = 0 \text{ V}$, see Figure 31			±1	μΑ
Capacitance ³	C _{EN}			3		рF
Enable Time ³	t _{EN}	$R_S = R_T = 50 \Omega$, $V_A = 0 V/V_{CCA} (A \rightarrow Y)$, $V_Y = 0 V/V_{CCY} (Y \rightarrow A)$, see Figure 34		1	1.8	μs
SWITCHING CHARACTERISTICS ³						
$3.3 \text{ V} \pm 0.3 \text{ V} \le V_{\text{CCA}} \le V_{\text{CCY}}, V_{\text{CCY}} = 5 \text{ V} \pm 0.5 \text{ V}$						
A→Y Level Translation		$R_S = R_T = 50 \Omega$, $C_L = 50 pF$, see Figure 35				
Propagation Delay	t _{P,A→Y}			6	10	ns
Rise Time	t _{R, A→Y}			2	3.5	ns
Fall Time	t _{F, A→Y}			2	3.5	ns
Maximum Data Rate	D _{MAX, A→Y}		50			Mbps
Part-to-Part Skew	t _{PPSKEW, A→Y}				3	ns
Y→A Level Translation		$R_S = R_T = 50 \Omega$, $C_L = 15 pF$, see Figure 36				
Propagation Delay	t _{P,Y→} A			4	7	ns
Rise Time	t _{R,Y→A}			1	3	ns
Fall Time				3	7	ns
Maximum Data Rate	t _{F,Y→A}		50	J	,	Mbps
Part-to-Part Skew	D _{MAX,Y→A}		30		2	
1.8 V \pm 0.15 V \leq V _{CCA} \leq V _{CCY} , V _{CCY} = 3.3 V \pm 0.3 V	t ppskew,y→A				۷	ns
1.0 $V \pm 0.15$ $V \le V_{CCA} \le V_{CCY}$, $V_{CCY} = 3.5$ $V \pm 0.5$ $V = 0.5$		$R_S = R_T = 50 \Omega$, $C_L = 50 pF$,				
		see Figure 35				
Propagation Delay	$t_{P,A o Y}$			8	11	ns
Rise Time	$t_{R,A\to Y}$			2	5	ns
Fall Time	$t_{F,A\to Y}$			2	5	ns
Maximum Data Rate	$D_{\text{MAX, A} \rightarrow \text{Y}}$		50			Mbps
Part-to-Part Skew	$t_{\text{PPSKEW}, A \longrightarrow Y}$				4	ns

Parameter ¹	Symbol	Conditions	Min	Typ ²	Max	Unit
Y→A Translation		$R_S = R_T = 50 \Omega$, $C_L = 15 pF$, see Figure 36				
Propagation Delay	$t_{P,Y\to A}$			5	8	ns
Rise Time	$t_{R,Y\to A}$			2	3.5	ns
Fall Time	$t_{F,Y\to A}$			2	3.5	ns
Maximum Data Rate	$D_{MAX,Y\rightarrow A}$		50			Mbp
Part-to-Part Skew	t PPSKEW,Y→A				3	ns
1.15 V to 1.3 V \leq V _{CCA} \leq V _{CCY} , V _{CCY} = 3.3 V \pm 0.3 V						
A→Y Translation		$R_S = R_T = 50 \Omega$, $C_L = 50 pF$, see Figure 35				
Propagation Delay	$t_{P,A\to Y}$			9	18	ns
Rise Time	$t_{R,A o Y}$			3	5	ns
Fall Time	t _{F, A→Y}			2	5	ns
Maximum Data Rate	$D_{MAX,A\rightarrow Y}$		40			Mbp
Part-to-Part Skew	t _{PPSKEW, A→Y}				10	ns
Y→A Translation		$R_S = R_T = 50 \Omega$, $C_L = 15 pF$, see Figure 36				
Propagation Delay	t _{P,Y→A}			5	9	ns
Rise Time	$t_{R,Y\to A}$			2	4	ns
Fall Time	t _{F,Y→A}			2	4	ns
Maximum Data Rate	$D_{MAX,Y\rightarrow A}$		40			Mbr
Part-to-Part Skew	t _{PPSKEW,Y→A}				4	ns
1.15 V to 1.3 V \leq V _{CCA} \leq V _{CCY} , V _{CCY} = 1.8 V \pm 0.3 V						
A→Y Translation		$R_S = R_T = 50 \Omega$, $C_L = 50 pF$, see Figure 35				
Propagation Delay	t _{P, A→Y}			12	25	ns
Rise Time	t _{R, A→Y}			7	12	ns
Fall Time	t _{F, A→Y}			3	5	ns
Maximum Data Rate	$D_{MAX,A\rightarrow Y}$		25			Mb
Part-to-Part Skew	t _{PPSKEW} , A→Y				15	ns
Y→A Translation		$R_S = R_T = 50 \Omega$, $C_L = 15 pF$, see Figure 36				
Propagation Delay	t _{P,Y→A}			14	35	ns
Rise Time	t _{R,Y→A}			5	16	ns
Fall Time	t _{F,Y→A}			2.5	6.5	ns
Maximum Data Rate	$D_{MAX,Y\rightarrow A}$		25			Mb
Part-to-Part Skew	t _{PPSKEW,Y→A}				23.5	ns
$2.5 \text{ V} \pm 0.2 \text{ V} \le \text{V}_{CCA} \le \text{V}_{CCY}, \text{V}_{CCY} = 3.3 \text{ V} \pm 0.3 \text{ V}$						
A→Y Translation		$R_S = R_T = 50 \Omega$, $C_L = 50 pF$, see Figure 35				
Propagation Delay	$t_{P,A \rightarrow Y}$			7	10	ns
Rise Time	t _{R, A→Y}			2.5	4	ns
Fall Time	t _{F, A→Y}			2	5	ns
Maximum Data Rate	D _{MAX, A→Y}		60			Mb
Part-to-Part Skew	t _{PPSKEW, A→Y}				4	ns
Y→A Translation		$R_S = R_T = 50 \Omega$, $C_L = 15 pF$, see Figure 36				
Propagation Delay	t _{P,Y→A}			5	8	ns
Rise Time	t _{R,Y→A}			1	4	ns
Fall Time	t _{F,Y→A}			3	5	ns
Maximum Data Rate	D _{MAX,Y→A}		60			Mbp
Part-to-Part Skew	t _{PPSKEW,Y→A}				3	ns

Parameter ¹	Symbol	Conditions	Min	Typ²	Max	Unit
POWER REQUIREMENTS						
Power Supply Voltages	V _{CCA}	V _{CCA} ≤ V _{CCY}	1.15		5.5	V
	V _{CCY}		1.65		5.5	V
Quiescent Power Supply Current	Icca	$V_A = 0 \text{ V/V}_{CCA}, V_Y = 0 \text{ V/V}_{CCY}, V_{CCA} = V_{CCY} = 5.5 \text{ V}, EN = 1$		0.17	5	μΑ
	Iccy	$V_A = 0 \text{ V/V}_{CCA}, V_Y = 0 \text{ V/V}_{CCY}, V_{CCA} = V_{CCY} = 5.5 \text{ V}, EN = 1$		0.27	5	μΑ
Three-State Mode Power Supply Current	I _{HiZA}	$V_{CCA} = V_{CCY} = 5.5 \text{ V, EN} = 0$		0.1	5	μΑ
	I _{HiZY}	$V_{CCA} = V_{CCY} = 5.5 \text{ V, EN} = 0$		0.1	5	μΑ

 $^{^1}$ Temperature range for the B version is $-40^{\circ}C$ to $+85^{\circ}C$. 2 All typical values are at $T_A=25^{\circ}C$, unless otherwise noted. 3 Guaranteed by design, not subject to production test.

ABSOLUTE MAXIMUM RATINGS

 $T_A = 25$ °C, unless otherwise noted.

Table 2.

Parameter	Rating
V _{CCA} to GND	−0.3 V to +7 V
V _{CCY} to GND	V _{CCA} to +7 V
Digital Inputs (A)	$-0.3 \text{ V to V}_{CCA} + 0.3 \text{ V}$
Digital Inputs (Y)	$-0.3 \text{ V to V}_{CCY} + 0.3 \text{ V}$
EN to GND	−0.3 V to +7 V
Operating Temperature Range	
Industrial (B Version)	-40°C to +85°C
Storage Temperature Range	−65°C to +150°C
Junction Temperature	150°C
θ_{JA} Thermal Impedance (4-Layer Board)	
6-Lead SC70	494.1°C/W
Lead Temperature, Soldering (10 sec)	300°C
IR Reflow, Peak Temperature (< 20 sec)	260(+0/-5)°C

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Only one absolute maximum rating may be applied at any one time.

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 2. Pin Configuration

Table 3. Pin Function Descriptions

Pin No.	Mnemonic	Description
1	V _{CCA}	Power Supply Voltage Input for the A I/O Pin (1.15 V \leq V _{CCA} \leq V _{CCY}).
2	Α	Input/Output A. Referenced to V _{CCA} .
3	GND	Ground (0 V).
4	EN	Active High Enable Input.
5	Υ	Input/Output Y. Referenced to V _{CCY} .
6	V _{CCY}	Power Supply Voltage Input for the Y I/O Pin (1.65 V \leq V _{CCY} \leq 5.5V).

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 3. I_{CCA} vs. Data Rate ($A \rightarrow Y$ Level Translation)




Figure 4. I_{CCY} vs. Data Rate (A \rightarrow Y Level Translation)




Figure 5. I_{CCA} vs. Data Rate (Y \rightarrow A Level Translation)




Figure 6. I_{CCY} vs. Data Rate (Y \rightarrow A Level Translation)




Figure 7. I_{CCY} vs. Capacitive Load at Pin Y for $A \rightarrow Y$ (1.2 $V \rightarrow$ 1.8 V) Level Translation




Figure 8. I_{CCA} vs. Capacitive Load at Pin A for Y \rightarrow A (1.8 V \rightarrow 1.2 V) Level Translation




Figure 9. I_{CCY} vs. Capacitive Load at Pin Y for A \rightarrow Y (1.8 V \rightarrow 3.3 V) Level Translation




Figure 10. I_{CCA} vs. Capacitive Load at Pin A for Y \rightarrow A (3.3 V \rightarrow 1.8 V) Level Translation




Figure 11. I_{CCY} vs. Capacitive Load at Pin Y for $A \rightarrow Y$ (3.3 $V \rightarrow 5 V$) Level Translation




Figure 12. I_{CCA} vs. Capacitive Load at Pin A for Y \rightarrow A (5 V \rightarrow 3.3 V) Level Translation




Figure 13. Rise Time vs. Capacitive Load at Pin Y $(A \rightarrow Y \text{ Level Translation})$




Figure 14. Fall Time vs. Capacitive Load at Pin Y $(A \rightarrow Y \text{ Level Translation})$




Figure 15. Rise Time vs. Capacitive Load at Pin A (Y→A Level Translation)




Figure 16. Fall Time vs. Capacitive Load at Pin A $(Y \rightarrow A \text{ Level Translation})$




Figure 17. Propagation Delay (t_{PLH}) vs. Capacitive Load at Pin Y ($A \rightarrow Y$ Level Translation)




Figure 18. Propagation Delay (t_{PHL}) vs. Capacitive Load at Pin Y ($A \rightarrow Y$ Level Translation)




Figure 19. Propagation Delay (t_{PLH}) vs. Capacitive Load at Pin A $(Y \rightarrow A Level Translation)$




Figure 20. Propagation Delay (t_{PHL}) vs. Capacitive Load at Pin A ($Y \rightarrow A$ Level Translation)




Figure 21. Eye Diagram at Y Output (1.2 V to 1.8 V Level Translation, 25 Mbps)




Figure 22. Eye Diagram at A Output (1.8 V to 1.2 V Level Translation, 25 Mbps)




Figure 23. Eye Diagram at Y Output (1.8 V to 3.3 V Level Translation, 50 Mbps)




Figure 24. Eye Diagram at A Output (3.3 V to 1.8 V Level Translation, 50 Mbps)




Figure 25. Eye Diagram at Y Output (3.3 V to 5 V Level Translation, 50 Mbps)




Figure 26. Eye Diagram at A Output (5 V to 3.3 V Level Translation, 50 Mbps)

TEST CIRCUITS




Figure 27. VoH/VoL Voltages at Pin A




Figure 30. Three-State Leakage Current at Pin Y




Figure 28. V_{OH}/V_{OL} Voltages at Pin Y




Figure 31. EN Pin Leakage Current




Figure 29. Three-State Leakage Current at Pin A




Figure 32. Capacitance at Pin A






Figure 33. Capacitance at Pin Y









Figure 34. Enable Time







Figure 35. Switching Characteristics (A \rightarrow Y Level Translation)






Figure 36. Switching Characteristics ($Y \rightarrow A$ Level Translation)

TERMINOLOGY

 V_{IHA}

Logic input high voltage at Pin A.

VILA

Logic input low voltage at Pin A.

Voha

Logic output high voltage at Pin A.

 $\mathbf{V}_{\mathsf{OLA}}$

Logic output low voltage at Pin A.

 $\mathbf{C}_{\mathbf{A}}$

Capacitance measured at Pin A (EN = 0).

ILA, Hiz

Leakage current at Pin A when EN = 0 (Pin A three-stated).

 \mathbf{V}_{IHY}

Logic input high voltage at Pin Y.

 V_{ILY}

Logic input low voltage at Pin Y.

 V_{OHY}

Logic output high voltage at Pin Y.

 \mathbf{V}_{OLY}

Logic output low voltage at Pin Y.

 $\mathbf{C}_{\mathtt{Y}}$

Capacitance measured at Pin Y (EN = 0).

ILY, HiZ

Leakage current at pin and when EN = 0 (Pin A three-stated).

VIHEN

Logic input high voltage at the EN pin.

 \mathbf{V}_{ILEN}

Logic input low voltage at the EN pin.

CEN

Capacitance measured at EN pin.

 $I_{\text{LEN}} \\$

Enable (EN) pin leakage current.

ten

Three-state enable time for Pin A and Pin Y.

 $\mathbf{t}_{P, A \to Y}$

Propagation delay when translating logic levels in the $A \rightarrow Y$ direction.

tr. a→y

Rise time when translating logic levels in the $A \rightarrow Y$ direction.

 $\mathbf{t}_{F, A \to Y}$

Fall time when translating logic levels in the $A \rightarrow Y$ direction.

 $D_{MAX, A \rightarrow Y}$

Guaranteed data rate when translating logic levels in the $A{\to}Y$ direction under the driving and loading conditions specified in Table 1.

tppskew, a→y

Difference in propagation delay between any one channel and the same channel on a different part (under same driving/loading conditions) when translating in the $A \rightarrow Y$ direction.

 $\mathbf{t}_{P, Y \to A}$

Propagation delay when translating logic levels in the $Y \rightarrow A$ direction.

 $t_{R,\;Y \to A}$

Rise time when translating logic levels in the $Y \rightarrow A$ direction.

t_{F, Y→}

Fall time when translating logic levels in the $Y \rightarrow A$ direction.

 $D_{MAX, Y \rightarrow A}$

Guaranteed data rate when translating logic levels in the $Y \rightarrow A$ direction under the driving and loading conditions specified in Table 1.

 $t_{PPSKEW, Y \rightarrow A}$

Difference in propagation delay between any one channel and the same channel on a different part (under the same driving/loading conditions) when translating in the $Y \rightarrow A$ direction.

 I_{CCA}

V_{CCA} supply current.

 I_{CCY}

 V_{CCY} supply current.

 I_{HiZ}

 V_{CCA} supply current during three-state mode (EN = 0).

 I_{HiZY}

 V_{CCY} supply current during three-state mode (EN = 0).

THEORY OF OPERATION

The ADG3301 level translator allows the level shifting necessary for data transfer in a system where multiple supply voltages are used. The device requires two supplies, $V_{\rm CCA}$ and $V_{\rm CCY}$ ($V_{\rm CCA} \leq V_{\rm CCY}$). These supplies set the logic levels on each side of the device. When driving the A pin, the device translates the $V_{\rm CCA}$ -compatible logic levels to $V_{\rm CCY}$ -compatible logic levels available at the Y pin. Similarly, because the device is capable of bidirectional translation, when driving the Y pin the $V_{\rm CCY}$ -compatible logic levels are translated to $V_{\rm CCA}$ -compatible logic levels available at the A pin. When EN = 0, the A pin and the Y pin are three-stated. When EN is driven high, the ADG3301 goes into normal operation mode and performs level translation.

LEVEL TRANSLATOR ARCHITECTURE

The ADG3301 consists of a single bidirectional channel that can translate logic levels in either the $A \rightarrow Y$ or the $Y \rightarrow A$ direction. It uses a one-shot accelerator architecture that ensures excellent switching characteristics. Figure 37 shows a simplified block diagram of the ADG3301 level translator.




Figure 37. Simplified Block Diagram of an ADG3301 Channel

The logic level translation in the $A \rightarrow Y$ direction is performed using a level translator (U1) and an inverter (U2), while the translation in the $Y \rightarrow A$ direction is performed using the inverters U3 and U4. The one-shot generator detects a rising or falling edge present on either the A side or the Y side of the channel. It sends a short pulse that turns on the PMOS transistors (T1 and T2) for a rising edge, or the NMOS transistors (T3 and T4) for a falling edge. This charges/discharges the capacitive load faster, which results in fast rise and fall times.

INPUT DRIVING REQUIREMENTS

To ensure correct operation of the ADG3301, the circuit that drives the input of an ADG3301 channel must have an output impedance of less than or equal to 150 Ω and a minimum peak current driving capability of 36 mA.

OUTPUT LOAD REQUIREMENTS

The ADG3301 level translator is designed to drive CMOS-compatible loads. If current driving capability is required, it is recommended to use buffers between the ADG3301 outputs and the load.

ENABLE OPERATION

The ADG3301 provides three-state operation at the A I/O pin and Y I/O pin by using the enable (EN) pin as shown in Table 4.

Table 4. Truth Table

EN	Y I/O Pin	A I/O Pin
0	Hi-Z ¹	Hi-Z ¹
1	Normal operation ²	Normal operation ²

¹ High impedance state.

While EN = 0, the ADG3301 enters into tri-state mode. In this mode, the current consumption from both the $V_{\rm CCA}$ and $V_{\rm CCY}$ supplies is reduced, allowing the user to save power, which is critical especially on battery-operated systems. The EN input pin can be driven with either $V_{\rm CCA}$ - or $V_{\rm CCY}$ -compatible logic levels.

POWER SUPPLIES

For proper operation of the ADG3301, the voltage applied to the $V_{\rm CCA}$ must be always less than or equal to the voltage applied to $V_{\rm CCY}$. To meet this condition, the recommended power-up sequence is $V_{\rm CCY}$ first and then $V_{\rm CCA}$. The ADG3301 operates properly only after both supply voltages reach their nominal values. It is not recommended to use the part in a system where, during power-up, $V_{\rm CCA}$ may be greater than $V_{\rm CCY}$ due to a significant increase in the current taken from the $V_{\rm CCA}$ supply For optimum performance, the $V_{\rm CCA}$ and $V_{\rm CCY}$ pins should be decoupled to GND, and placed as close as possible to the device.

² In normal operation, the ADG3301 performs level translation.

DATA RATE

The maximum data rate at which the device is guaranteed to operate is a function of the $V_{\rm CCA}$ and $V_{\rm CCY}$ supply voltage combination and the load capacitance. It represents the maximum frequency of a square wave that can be applied to the I/O pins, which ensures that the device operates within the datasheet specifications in terms of output voltage ($V_{\rm OL}$ and $V_{\rm OH}$) and

power dissipation (the junction temperature does not exceed the value specified under the Absolute Maximum Ratings section).

Table 5 shows the guaranteed data rates at which the ADG3301 can operate in both directions (A \rightarrow Y or Y \rightarrow A level translation) for various V_{CCA} and V_{CCY} supply combinations.

Table 5. Guaranteed Data Rate (Mbps)1

		Vccy					
V _{CCA}	1.8 V (1.65 V to 1.95 V)	2.5 V (2.3 V to 2.7 V)	3.3 V (3.0 V to 3.6 V)	5 V (4.5 V to 5.5 V)			
1.2 V (1.15 V to 1.3 V)	25	30	40	40			
1.8 V (1.65 V to 1.95 V)	_	45	50	50			
2.5 V (2.3 V to 2.7 V)	_	-	60	50			
3.3 V (3.0 V to 3.6 V)	_	-	-	50			
5 V (4.5 V to 5.5 V)	_	-	-	-			

¹ The load capacitance used is 50 pF when translating in the A→Y direction and 15 pF when translating in the Y→A direction.

APPLICATIONS

The ADG3301 is designed for digital circuits that operate at different supply voltages; therefore, logic level translation is required. The lower voltage logic signals are connected to the A pin, and the higher voltage logic signals are connected to the Y pin. The ADG3301 can provide level translation in both directions from $A \rightarrow Y$ or $Y \rightarrow A$, eliminating the need for a level translator IC for each direction. The internal architecture allows the ADG3301 to perform bidirectional level translation without an additional signal to set the direction in which the translation is made. This simplifies the design by eliminating the timing requirements for the direction signal and reduces the number of ICs used for level translation.

Figure 38 shows an application where a 1.8 V microprocessor transfers data to or from a 3.3 V peripheral device using the ADG3301 level translator.





Figure 38 1.8 V to 3.3 V Level Translation Circuit

LAYOUT GUIDELINES

As with any high speed digital IC, the printed circuit board layout is important for the overall performance of the circuit. Care should be taken to ensure proper power supply bypass and return paths for the high speed signals. Each $V_{\rm CC}$ pin ($V_{\rm CCA}$ and $V_{\rm CCY}$) should be bypassed using low effective series resistance (ESR) and effective series inductance (ESI) capacitors placed as close as possible to the $V_{\rm CCA}$ and $V_{\rm CCY}$ pins. The parasitic inductance of the high-speed signal track might cause significant overshoot. This effect can be reduced by keeping the length of the tracks as short as possible. A solid copper plane for the return path (GND) is also recommended.

OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MO-203-AB

Figure 39. 6-Lead Thin Shrink Small Outline Transistor Package [SC70] (KS-6) Dimensions shown in millimeters

ORDERING GUIDE

Model	Temperature Range	Package Description	Branding ¹	Package Option
ADG3301BKSZ-REEL ²	-40°C to +85°C	6-Lead Thin Shrink Small Outline Transistor Package	S0H	KS-6
ADG3301BKSZ-REEL7 ²	-40°C to +85°C	6-Lead Thin Shrink Small Outline Transistor Package	S0H	KS-6

 $^{^{\}rm 1}$ Branding on this package is limited to three characters due to space constraints.

 $^{^{2}}$ Z = Pb-free part.

ADG3301	
---------	--

NOTES