

Is Now Part of



ON Semiconductor®

To learn more about ON Semiconductor, please visit our website at www.onsemi.com

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any EDA Class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, emplo



October 2013

FDH3632 / FDP3632 / FDB3632


N-Channel PowerTrench[®] MOSFET 100 V, 80 A, 9 m Ω

Features

- $R_{DS(ON)} = 7.5 \text{ m}\Omega \text{ (Typ.)}, V_{GS} = 10 \text{ V}, I_D = 80 \text{ A}$
- $Q_{\alpha}(tot) = 84 \text{ nC (Typ.)}, V_{GS} = 10 \text{ V}$
- Low Miller Charge
- · Low Q_{rr} Body Diode
- UIS Capability (Single Pulse and Repetitive Pulse)
- RoHS Compliant

Applications

- · Synchronous Rectification
- · Battery Protection Circuit
- Motor Drives and Uninterruptible Power Supplies
- Micro Solar Inverter



MOSFET Maximum Ratings $T_C = 25^{\circ}C$ unless otherwise noted

Symbol	Parameter	FDH3632 / FDP3632 / FDB3632	Unit
V _{DSS}	Drain to Source Voltage	100	V
V _{GS}	Gate to Source Voltage	±20	V
	Drain Current Continuous (T _C < 111°C, V _{GS} = 10V)	80	А
ID	Continuous ($T_{amb} = 25^{\circ}C$, $V_{GS} = 10V$, $R_{\theta JA} = 43^{\circ}C/W$)	12	Α
	Pulsed	Figure 4	Α
E _{AS}	Single Pulse Avalanche Energy (Note 1)	337	mJ
	Power dissipation	310	W
P_{D}	Derate above 25°C	2.07	W/°C
T _J , T _{STG}	Operating and Storage Temperature	-55 to 175	°С

Thermal Characteristics

$R_{\theta JC}$	Thermal Resistance Junction to Case, Max. TO-220, D2-PAK, TO-247	0.48	°C/W
$R_{\theta JA}$	Thermal Resistance Junction to Ambient, Max. TO-220 (Note 2)	62	°C/W
$R_{\theta JA}$	Thermal Resistance Junction to Ambient D²-PAK, Max. 1in² copper pad area	43	°C/W
$R_{\theta JA}$	Thermal Resistance Junction to Ambient, Max. TO-247 (Note 2)	30	°C/W

Package Marking and Ordering Information

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
FDB3632	FDB3632	D ² -PAK	330 mm	24 mm	800 units
FDP3632	FDP3632	TO-220	Tube	N/A	50 units
FDH3632	FDH3632	TO-247	Tube	N/A	30 units

Electrical Characteristics $T_C = 25^{\circ}C$ unless otherwise noted

Parameter	Parameter Test Conditions		Min	Тур	Max	Units
acteristics						
Drain to Source Breakdown Voltage	$I_D = 250 \mu A, V_{GS}$	= 0V	100	-	-	V
Zoro Coto Voltago Proin Current	$V_{DS} = 80V$		=	-	1	
Zero Gate voltage Drain Current	$V_{GS} = 0V$	$T_{C} = 150^{\circ}C$	-	-	250	μΑ
Gate to Source Leakage Current	$V_{GS} = \pm 20V$		=	-	±100	nA
	Drain to Source Breakdown Voltage Zero Gate Voltage Drain Current					

On Characteristics

V _{GS(TH)}	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_{D} = 250 \mu A$	2	-	4	V
		I _D =80A, V _{GS} =10V	-	0.0075	0.009	
r _{DS(ON)} Drain to So	Drain to Source On Resistance	$I_D = 40A, V_{GS} = 6V,$	-	0.009	0.015	Ω
		I _D =80A, V _{GS} =10V, T _C =175°C	-	0.018	0.022	

Dynamic Characteristics

C _{ISS}	Input Capacitance	05)/)/ 01/	- \	6000	-	pF
C _{OSS}	Output Capacitance	$V_{DS} = 25V, V_{GS} = 0V,$ $V_{DS} = 1MHz$	-	820	-	pF
C _{RSS}	Reverse Transfer Capacitance		-	200	-	pF
$Q_{g(TOT)}$	Total Gate Charge at 10V	$V_{GS} = 0V \text{ to } 10V$	-	84	110	nC
Q _{g(TH)}	Threshold Gate Charge	$V_{GS} = 0V \text{ to } 2V$ $V_{DD} = 50V$	-	11	14	nC
Q_{gs}	Gate to Source Gate Charge	I _D = 80A	-	30	-	nC
Q _{gs2}	Gate Charge Threshold to Plateau	$I_g = 1.0 \text{mA}$	-	20	-	nC
Q_{gd}	Gate to Drain "Miller" Charge		-	20	-	nC

Resistive Switching Characteristics $(V_{GS} = 10V)$

t _{ON}	Turn-On Time		-/	-	102	ns
t _{d(ON)}	Turn-On Delay Time		-	30	- , ,	ns
t _r	Rise Time	$V_{DD} = 50V, I_{D} = 80A$	-	39	-	ns
t _{d(OFF)}	Turn-Off Delay Time	$V_{GS} = 10V, R_{GS} = 3.6\Omega$	-	96	/-	ns
t _f	Fall Time		-	46	_	ns
t _{OFF}	Turn-Off Time		-	-	213	ns

Drain-Source Diode Characteristics

Vob 1200tce to Diain Diode voltage H	Source to Drain Diode Voltage	I _{SD} = 80A	-	-	1.25	V
	I _{SD} = 40A	-	-	1.0	V	
t _{rr}	Reverse Recovery Time	$I_{SD} = 75A$, $dI_{SD}/dt = 100A/\mu s$	-	-	64	ns
Q _{RR}	Reverse Recovered Charge	$I_{SD} = 75A$, $dI_{SD}/dt = 100A/\mu s$	-	-	120	nC

1: Starting T_J = 25°C, L = 0.12mH, I_{AS} = 75A, V_{DD} = 80V. 2: Pulse Width = 100s




Figure 1. Normalized Power Dissipation vs Ambient Temperature

Figure 2. Maximum Continuous Drain Current vs Case Temperature




Figure 3. Normalized Maximum Transient Thermal Impedance




Figure 4. Peak Current Capability




Figure 9. Drain to Source On Resistance vs Drain Current

40

ID, DRAIN CURRENT (A)

 $V_{GS} = 10V$

Figure 10. Normalized Drain to Source On Resistance vs Junction Temperature

40

T., JUNCTION TEMPERATURE (°C)

20

0

80

0.5

-80

V_{GS} = 10V, I_D =80A

160

120

Figure 11. Normalized Gate Threshold Voltage vs Junction Temperature

T_J, JUNCTION TEMPERATURE (°C)




Figure 12. Normalized Drain to Source Breakdown Voltage vs Junction Temperature




Figure 13. Capacitance vs Drain to Source Voltage




Figure 14. Gate Charge Waveforms for Constant Gate Currents

Test Circuits and Waveforms




Figure 15. Unclamped Energy Test Circuit




Figure 16. Unclamped Energy Waveforms




Figure 17. Gate Charge Test Circuit




Figure 18. Gate Charge Waveforms




Figure 19. Switching Time Test Circuit




Figure 20. Switching Time Waveforms

Thermal Resistance vs. Mounting Pad Area

The maximum rated junction temperature, T_{JM} , and the thermal resistance of the heat dissipating path determines the maximum allowable device power dissipation, P_{DM} , in an application. Therefore the application's ambient temperature, T_A (°C), and thermal resistance $R_{\theta JA}$ (°C/W) must be reviewed to ensure that T_{JM} is never exceeded. Equation 1 mathematically represents the relationship and serves as the basis for establishing the rating of the part.

$$P_{DM} = \frac{(T_{JM} - T_A)}{R_{\theta,JA}} \tag{EQ. 1}$$

In using surface mount devices such as the TO-263 package, the environment in which it is applied will have a significant influence on the part's current and maximum power dissipation ratings. Precise determination of P_{DM} is complex and influenced by many factors:

- Mounting pad area onto which the device is attached and whether there is copper on one side or both sides of the board.
- 2. The number of copper layers and the thickness of the board.
- 3. The use of external heat sinks.
- 4. The use of thermal vias.
- 5. Air flow and board orientation.
- 6. For non steady state applications, the pulse width, the duty cycle and the transient thermal response of the part, the board and the environment they are in.

Fairchild provides thermal information to assist the designer's preliminary application evaluation. Figure 21 defines the $R_{\theta JA}$ for the device as a function of the top copper (component side) area. This is for a horizontally positioned FR-4 board with 1oz copper after 1000 seconds of steady state power with no air flow. This graph provides the necessary information for calculation of the steady state junction temperature or power dissipation. Pulse applications can be evaluated using the Fairchild device Spice thermal model or manually utilizing the normalized maximum transient thermal impedance curve.

Thermal resistances corresponding to other copper areas can be obtained from Figure 21 or by calculation using Equation 2 or 3. Equation 2 is used for copper area defined in inches square and equation 3 is for area in centimeter square. The area, in square inches or square centimeters is the top copper area including the gate and source pads.

$$R_{\Theta JA} = 26.51 + \frac{19.84}{(0.262 + Area)}$$
 (EQ. 2)

Area in Iches Squared

$$R_{\theta JA} = 26.51 + \frac{128}{(1.69 + Area)}$$
 (EQ. 3)

Area in Centimeter Squared






Figure 21. Thermal Resistance vs Mounting
Pad Area




8

SABER Electrical Model REV May 2002 template FDB3632 n2,n1,n3 electrical n2,n1,n3 dp..model dbodymod = (isl=5.9e-11,nl=1.07,rs=2.3e-3,trs1=3.0e-3,trs2=1.0e-6,cjo=4e-9,m=0.58,tt=4.8e-8,xti=4.2) dp..model dbreakmod = (rs=0.17,trs1=3.0e-3,trs2=-8.9e-6) dp..model dplcapmod = (cjo=15e-10,isl=10.0e-30,nl=10,m=0.6) m..model mstrongmod = (type=_n,vto=4.1,kp=200,is=1e-30, tox=1) m..model mmedmod = $(type=_n, vto=3.4, kp=10.0, is=1e-30, tox=1)$ m..model mweakmod = $(type=_n, vto=2.75, kp=0.05, is=1e-30, tox=1, rs=0.1)$ sw_vcsp..model s1amod = (ron=1e-5,roff=0.1,von=-4,voff=-2) LDRAIN sw_vcsp..model s1bmod = (ron=1e-5,roff=0.1,von=-2,voff=-4) DPLCAP DRAIN sw_vcsp..model s2amod = (ron=1e-5,roff=0.1,von=-0.8,voff=0.4) 10 sw_vcsp..model s2bmod = (ron=1e-5,roff=0.1,von=0.4,voff=-0.8) RLDRAIN c.ca n12 n8 = 1.7e-9RSLC1 51 c.cb n15 n14 = 2.5e-9RSLC2 c.cin n6 n8 = 6.0e-9ISCL dp.dbody n7 n5 = model=dbodymod DBREAK 50 dp.dbreak n5 n11 = model=dbreakmod RDRAIN dp.dplcap n10 n5 = model=dplcapmod ESG DBODY **EVTHRES** spe.ebreak n11 n7 n17 n18 = 102.5 (19) 8 MWEAK **LGATE EVTEMP** spe.eds n14 n8 n5 n8 = 1 RGATE 18 22 **★**MMED EBREAK spe.egs n13 n8 n6 n8 = 1 20 spe.esg n6 n10 n6 n8 = 1 RLGATE spe.evthres n6 n21 n19 n8 = 1 LSOURCE CIN spe.evtemp n20 n6 n18 n22 = 1 SOURCE RSOURCE i.it n8 n17 = 1RLSOURCE I.lgate n1 n9 = 5.61e-9RBREAK I.Idrain n2 n5 = 1.0e-917 18 I.Isource n3 n7 = 2.7e-9 **≥** RVTFMP СВ 19 res.rlgate n1 n9 = 56.1 IT res.rldrain n2 n5 = 10 VBAT res.rlsource n3 n7 = 27 EGS m.mmed n16 n6 n8 n8 = model=mmedmod, l=1u, w=1u m.mstrong n16 n6 n8 n8 = model=mstrongmod, l=1u, w=1u RVTHRES m.mweak n16 n21 n8 n8 = model=mweakmod, l=1u, w=1u res.rbreak n17 n18 = 1, tc1=1.0e-3,tc2=-1.7e-6 res.rdrain n50 n16 = 3.8e-3, tc1=8.5e-3,tc2=2.8e-5 res.rgate n9 n20 = 1.1 res.rslc1 n5 n51 = 1.0e-6, tc1=2.0e-3,tc2=2.0e-6 res.rslc2 n5 n50 = 1.0e3res.rsource n8 n7 = 2.5e-3, tc1=4e-3,tc2=1e-6 res.rvthres n22 n8 = 1, tc1=-4.0e-3,tc2=-1.8e-5 res.rvtemp n18 n19 = 1, tc1=-4.4e-3,tc2=2.2e-6 sw vcsp.s1a n6 n12 n13 n8 = model=s1amod sw_vcsp.s1b n13 n12 n13 n8 = model=s1bmod sw_vcsp.s2a n6 n15 n14 n13 = model=s2amod sw_vcsp.s2b n13 n15 n14 n13 = model=s2bmod v.vbat n22 n19 = dc=1 equations { i (n51->n50) +=iscl iscl: v(n51,n50) = ((v(n5,n51)/(1e-9+abs(v(n5,n51))))*((abs(v(n5,n51)*1e6/350))**3))



Mechanical Dimensions

TO-247 3L



NOTES: UNLESS OTHERWISE SPECIFIED

- A. PACKAGE REFERENCE: JEDEC TO-247, ISSUE E, VARIATION AB, DATED JUNE, 2004.
- B. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH AND TIE BAR EXTRUSIONS
- C. ALL DIMENSIONS ARE IN MILLIMETERS.
- D. DRAWING CONFORMS TO ASME Y14.5 1994

DOES NOT COMPLY JEDEC STANDARD VALUE

NOTCH MAY BE SQUARE

G. DRAWING FILENAME: MKT-TO247A03_REV03

Figure 22. TO-247, Molded, 3 Lead, Jedec Variation AB

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings:

http://www.fairchildsemi.com/package/packageDetails.html?id=PN_TO247-003

Dimension in Millimeters

Mechanical Dimensions

TO-220 3L




Figure 23. TO-220, Molded, 3Lead, Jedec Variation AB

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings:

http://www.fairchildsemi.com/package/packageDetails.html?id=PN_TT220-003

Dimension in Millimeters

Mechanical Dimensions

TO-263 2L (D²PAK)




Figure 24. 2LD, TO263, Surface Mount

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings:

http://www.fairchildsemi.com/package/packageDetails.html?id=PN_TT263-002

Dimension in Millimeters





TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

AccuPower™ AX-CAP® BitSiC™ Build it Now™ CorePLUS™ CorePOWER™ $CROSSVOLT^{\text{TM}}$

CTI ™ Current Transfer Logic™ DEUXPEED® Dual Cool™ EcoSPARK® EfficentMax™

ESBC™ Fairchild[®]

Fairchild Semiconductor® FACT Quiet Series™ FACT® FAST® FastvCore™ FETBench™

F-PFS™ FRFET®

Global Power ResourceSM GreenBridge™ Green FPS™

Green FPS™ e-Series™

G*max*™ GTO™ IntelliMAX™ ISOPLANAR™

Marking Small Speakers Sound Louder

and Better™ MegaBuck™ MICROCOUPLER™ MicroFET™ MicroPak™ MicroPak2™

MillerDrive™ MotionMax™ mWSaver® OptoHiT™ OPTOLOGIC® OPTOPLANAR® PowerTrench® PowerXS™

Programmable Active Droop™ **QFET**

QS™ Quiet Series™ RapidConfigure™

Saving our world, 1mW/W/kW at a time™ SignalWise™

SmartMax™ SMART START™

Solutions for Your Success™

STEALTH™ SuperFET® SuperSOT™-3 SuperSOT™-6 SuperSOT™-8 SupreMOS® SvncFET™

Sync-Lock™ SYSTEM®* TinyBoost[®] TinyBuck[®] TinyCalc™ TinvLogic[®] TINYOPTO™ TinvPower™ TinyPWM™ TinyWire™ TranSiC™ TriFault Detect™ TRUECURRENT®* μSerDes™

UHC[®] Ultra FRFET™ UniFFT™ VCX™ VisualMax™ VoltagePlus™ XS™

*Trademarks of System General Corporation, used under license by Fairchild Semiconductor.

DISCLAIMER

FPS™

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY
FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE
EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used here in:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.Fairchildsemi.com, under Sales Support.

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufactures of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed application, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handing and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address and warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

PRODUCT STATUS DEFINITIONS Definition of Terms

Datasheet Identification Product Status		Definition
Advance Information Formative / In Design		Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed Full Production		Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.
Obsolete Not In Production		Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.

Rev. 166