

Is Now Part of



ON Semiconductor®

To learn more about ON Semiconductor, please visit our website at www.onsemi.com

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any EDA Class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, emplo



September 1988 Revised February 2005

74AC86

Quad 2-Input Exclusive-OR Gate

General Description

Features

The AC86 contains four, 2-input exclusive-OR gates.

- I_{CC} reduced by 50%
- Outputs source/sink 24 mA


Ordering Code:


| ľ | Order Number | Package Number | Package Description | | | | | |
|---|--------------|----------------|--|--|--|--|--|--|
| | 74AC86SC | M14A | 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow | | | | | |
| | 74AC86SJ | M14D | Pb-Free 14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide | | | | | |
| | 74AC86MTC | MTC14 | 14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide | | | | | |
| | 74AC86PC | N14A | 14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide | | | | | |

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code. Pb-Free package per JEDEC J-STD-020B.

Connection Diagram

Logic Symbol





Pin Descriptions

| Pin Names | Description |
|--------------------------------|-------------|
| A ₀ -A ₃ | Inputs |
| B ₀ -B ₃ | Inputs |
| O ₀ –O ₃ | Outputs |

FACT™ is a trademark of Fairchild Semiconductor Corporation.

Absolute Maximum Ratings(Note 1)

-0.5V to +7.0V Supply Voltage (V_{CC})

DC Input Diode Current (I_{IK})

 $V_I = 0.5V$ -20 mA $V_I = V_{CC} + 0.5V$ +20 mA DC Input Voltage (V_I) -0.5V to V_{CC} +0.5V

DC Output Diode Current (I_{OK})

 $V_0 = -0.5V$ -20 mA $V_O = V_{CC} + 0.5V$ +20 mA

DC Output Voltage (V_O) -0.5V to V_{CC} +0.5V \pm 50 mA

DC Output Source or Sink Current (I_O)

DC V_{CC} or Ground Current

Per Output Pin (I_{CC} or I_{GND}) ± 50 mA Storage Temperature (T_{STG}) -65°C to $+150^{\circ}\text{C}$

Junction Temperature (T_J)

PDIP 140°C

Recommended Operating Conditions

Supply Voltage (V_{CC}) 2.0V to 6.0V 0V to V_{CC} Input Voltage (V_I) 0V to $V_{\mbox{\footnotesize CC}}$ Output Voltage (V_O) Operating Temperature (T_A) -40°C to +85°C Minimum Input Edge Rate $(\Delta V/\Delta t)$ 125 mV/ns

 $V_{\mbox{\scriptsize IN}}$ from 30% to 70% of $V_{\mbox{\scriptsize CC}}$ V_{CC} @ 3.3V, 4.5V, 5.5V

Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation of FACT™ circuits outside databook specifications.

DC Electrical Characteristics

| Symbol | Parameter | V _{CC} | V_{CC} $T_A = 25^{\circ}C$ | | $T_A = -40^{\circ}C \text{ to } +85^{\circ}C$ | Units | Conditions |
|-----------------------------|-------------------------------------|-----------------|------------------------------|------|---|------------|--|
| Syllibol | | (V) | Typ Guaranteed Limits | | Ullits | Conditions | |
| V _{IH} | Minimum HIGH Level | 3.0 | 1.5 | 2.1 | 2.1 | | V _{OUT} = 0.1V |
| | Input Voltage | 4.5 | 2.25 | 3.15 | 3.15 | V | or V _{CC} = 0.1V |
| | | 5.5 | 2.75 | 3.85 | 3.85 | | |
| V _{IL} | Maximum LOW Level | 3.0 | 1.5 | 0.9 | 0.9 | | V _{OUT} = 0.1V |
| | Input Voltage | 4.5 | 2.25 | 1.35 | 1.35 | V | or V _{CC} – 0.1V |
| | | 5.5 | 2.75 | 1.65 | 1.65 | | |
| V _{OH} | Minimum HIGH Level | 3.0 | 2.99 | 2.9 | 2.9 | | |
| | Output Voltage | 4.5 | 4.49 | 4.4 | 4.4 | V | I _{OUT} = -50 μA |
| | | 5.5 | 5.49 | 5.4 | 5.4 | | |
| | | | | | | | V _{IN} = V _{IL} or V _{IH} |
| | | 3.0 | | 2.56 | 2.46 | | I _{OH} = -12 mA |
| | | 4.5 | | 3.86 | 3.76 | V | I _{OH} = -24 mA |
| | | 5.5 | | 4.86 | 4.76 | | I _{OH} = -24 mA (Note 2) |
| V _{OL} | Maximum LOW Level | 3.0 | 0.002 | 0.1 | 0.1 | | |
| | Output Voltage | 4.5 | 0.001 | 0.1 | 0.1 | V | I _{OUT} = 50 μA |
| | | 5.5 | 0.001 | 0.1 | 0.1 | | |
| | | | | | | | $V_{IN} = V_{IL}$ or V_{IH} |
| | | 3.0 | | 0.36 | 0.44 | | I _{OL} = 12 mA |
| | | 4.5 | | 0.36 | 0.44 | V | I _{OL} = 24 mA |
| | | 5.5 | | 0.36 | 0.44 | | I _{OL} = 24 mA (Note 2) |
| I _{IN} (Note 4) | Maximum Input Leakage Current | 5.5 | | ±0.1 | ±1.0 | μА | $V_I = V_{CC}$, GND |
| I _{OLD} | Minimum Dynamic | 5.5 | | | 75 | mA | V _{OLD} = 1.65V Max |
| I _{OHD} | Output Current (Note 3) | 5.5 | | | -75 | mA | V _{OHD} = 3.85V Min |
| I _{CC} (Note 4) | Maximum Quiescent Supply Current | 5.5 | | 2.0 | 20.0 | μА | V _{IN} = V _{CC} or GND |

Note 2: All outputs loaded; thresholds on input associated with output under test.

Note 3: Maximum test duration 20 ms, one output loaded at a time.

Note 4: I $_{\rm IN}$ and I $_{\rm CC}$ @ 3.0V are guaranteed to be less than or equal to the respective limit @ 5.5V V $_{\rm CC}$.

AC Electrical Characteristics

| | | V _{CC} | $T_A = +25^{\circ}C$ | | | $T_A = -40^{\circ}C \text{ to } +85^{\circ}C$ | | |
|------------------|-------------------|-----------------|-----------------------|-----|------|---|------|-------|
| Symbol | Parameter | (V) | $C_L = 50 \text{ pF}$ | | | C _L 40 pF | | Units |
| | | (Note 5) | Min | Тур | Max | Min | Max | |
| t _{PHL} | Propagation Delay | 3.3 | 2.0 | 6.0 | 11.5 | 1.5 | 12.5 | ns |
| | Inputs to Outputs | 5.0 | 1.5 | 4.5 | 8.5 | 1.0 | 9.5 | 115 |
| t _{PLH} | Propagation Delay | 3.3 | 2.0 | 6.5 | 11.5 | 1.5 | 12.5 | ns |
| | Inputs to Outputs | 5.0 | 1.5 | 4.5 | 8.5 | 1.0 | 9.0 | 115 |


Note 5: Voltage Range 3.3V is $3.3V \pm 0.3V$ Voltage Range 5.0V is $5.0V \pm 0.5V$

Capacitance


| Symbol | Symbol Parameter | | Units | Conditions |
|-----------------|-------------------------------|-----|-------|------------------------|
| C _{IN} | Input Capacitance | 4.5 | pF | V _{CC} = OPEN |
| C _{PD} | Power Dissipation Capacitance | 35 | pF | V _{CC} = 5.0V |


Physical Dimensions inches (millimeters) unless otherwise noted LEAD NO. 1 IDENT $\frac{0.150 - 0.157}{(3.810 - 3.988)}$ $\frac{0.010-0.020}{(0.254-0.508)}$ $\frac{0.053 - 0.069}{(1.346 - 1.753)}$ 8° MAX TYP ALL LEADS $\frac{0.004 - 0.010}{(0.102 - 0.254)}$ SEATING PLANE 0.014 (0.356) 0.008 - 0.010 (0.203 - 0.254) TYP ALL LEADS $\frac{0.014 - 0.020}{(0.356 - 0.508)} \text{ TYP}$ 0.050 (1.270) TYP 0.016 - 0.050 (0.406 - 1.270) TYP ALL LEADS 0.004 (0.102) ALL LEAD TIPS $\frac{0.008}{(0.203)}$ TYP


14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow Package Number M14A




Physical Dimensions inches (millimeters) unless otherwise noted (Continued)









NOTES:

- A. CONFORMS TO JEDEC REGISTRATION MO-153, VARIATION AB_ REF NOTE 6, DATED 7/93
- B. DIMENSIONS ARE IN MILLIMETERS
- D. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS D. DIMENSIONING AND TOLERANCES PER ANSI Y14.5M, 1982

R0.09 min GAGE PLANE SEATING PLANE DETAIL A

12.00° TOP & BOTTOM

MTC14revD

14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC14

Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 0.740 - 0.770(18.80 - 19.56)0.090 (2.286) 14 13 12 11 10 9 8 14 13 12 0.250 ± 0.010 PIN NO. 1 IDENT PIN NO. 1 IDENT 1 2 3 4 5 6 7 1 2 3 $\frac{0.092}{(2.337)}$ DIA 0.030 MAX (0.762) DEPTH OPTION 1 OPTION 02 $\frac{0.135 \pm 0.005}{(3.429 \pm 0.127)}$ 0.300 - 0.320 $\overline{(7.620 - 8.128)}$ 0.065 $\frac{0.145 - 0.200}{(3.683 - 5.080)}$ 0.060 4° TYP Optional (1.524) (1.651) $\frac{0.008 - 0.016}{(0.203 - 0.406)}$ TYP 0.020 (0.508) 0.125 - 0.150 0.075 ± 0.015 $\overline{(3.175 - 3.810)}$ 0.280 (1.905 ± 0.381) (7.112) MIN 0.014 - 0.0230.100 ± 0.010 (2.540 ± 0.254) TYP (0.356 - 0.584) $\frac{0.050\pm0.010}{(1.270-0.254)}$ TYP 0.325 ^{+0.040} -0.015 $8.255 + 1.016 \\ -0.381$

14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N14A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com

N144 (REV.E)