

Is Now Part of




ON Semiconductor®

To learn more about ON Semiconductor, please visit our website at <u>www.onsemi.com</u>

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor dates sheds, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor dates sheds and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights of others. ON Semiconductor products are not designed, intended, or authorized for use on similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor and its officers, employees, subsidiaries, affliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out or i, directly or indirectly, any blay of ball ongovers, bubidiaries, and filtiate on semiconductor was negligent regarding the design or manufacture of the part. ON

				August 1997				
FDV3								
Digita	al FET, F	P-Channel						
Genera	al Descriptio	n		Features				
This P-Channel enhancement mode field effect transistors is produced using Fairchild's proprietary, high cell density, DMOS technology. This very high density process is tailored to minimize on-state resistance at low gate drive conditions. This device is designed especially for application in battery power applications such as notebook computers and cellular phones. This device has excellent on-state resistance even at gate drive voltages as low as 2.5 volts.				 -25 V, -0.46 A continuous, -1.5 A Peak. R_{DS(ON)} = 1.1 Ω @ V_{GS} = -4.5 V R_{DS(ON)} = 1.5 Ω @ V_{GS} = -2.7 V. Very low level gate drive requirements allowing direct operation in 3V circuits. V_{GS(th)} < 1.5V. Gate-Source Zener for ESD ruggedness. >6kV Human Body Model 				
				 Compact industry standard SOT-23 surface mount package. 				
	OT-23 rk:304	SuperSOT [™] -6	SuperSOT [™] -8	SO-8	SOT-223	SOIC-16		
Mar	rk:304	D D SOT-23	s					
Absol	rk:304	D D SOT-23	SuperSOT [™] -8 S S					
Absolu	ute Maximi Parameter	D G SOT-23 G $T_{A} = 1$	s		G S			
Absolu	rk:304	D G $SOT-23$ G $T_{A} = 1$ $E \text{ Voltage}$	s					
Mar Absoli Symbol (DSS (GSS	ute Maximu Parameter Drain-Source	D G SOT-23 C C C C C C C C C C C C C	S S 25°C unless other wise not		D G S FDV304P -25 -8 -0.46	Units		
Absolu Symbol (JDSS (GSS S)	ute Maximu Parameter Drain-Source Gate-Source Drain Curre	D G SOT-23 C C C C C C C C C C C C C	S S 25°C unless other wise not		D G S FDV304P -25 -8	Units V V V		
Absolu Symbol (DSS (GSS D	rk:304 rk:304 ute Maximu Parameter Drain-Source Gate-Source Drain Curree Maximum P	D G	S S		FDV304P -25 -8 -0.46 -1.5	Units V V A		
Absoli Symbol /pss /css /css /css /css	rk:304 rk:304 Parameter Drain-Source Gate-Source Drain Curree Maximum P Operating a Electrostatic	D G SOT-23 G um Ratings $T_A = I$ e Voltage G nt - Continu - Pulsed O ower Dissipation G	S S 25°C unless other wise not uous i e Range STD-883D		D G S FDV304P S -25 -8 -0.46 -1.5 0.35 0.35	Units Units V V V W W		
Absoli Symbol /oss /oss 	rk:304 rk:304 Parameter Drain-Source Gate-Source Drain Curree Maximum P Operating a Electrostatic	D G SOT-23 G um Ratings $T_A = 3$ e Voltage G et Voltage G et Voltage G ower Dissipation G nd Storage Temperature G Discharge Rating MII Y Model (100pf / 1500) G	S S 25°C unless other wise not uous i e Range STD-883D		D G S FDV304P -25 -8 -0.46 -1.5 0.35 -55 to 150 -55 to 150	Units Units V V V A W C C C		

OFF CHAR	Parameter	Conditions	Min	Тур	Max	Units
	ACTERISTICS					
BV _{DSS}	Drain-Source Breakdown Voltage	$V_{GS} = 0 V, I_{D} = -250 \mu A$	-25			V
$\Delta BV_{DSS} / \Delta T_{J}$	Breakdown Voltage Temp. Coefficient	$I_{\rm D}$ = -250 µA, Referenced to 25 °C		-22		mV /°C
I _{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = -20 V, V_{GS} = 0 V$			-1	μA
200		$T_{\rm r} = 55^{\circ}{\rm C}$			-10	μA
I _{GSS}	Gate - Body Leakage Current	$V_{GS} = -8 V, V_{DS} = 0 V$			-100	nA
	CTERISTICS (Note)	65 . 55		1	1	
$\Delta V_{GS(th)} / \Delta T_{J}$	Gate Threshold Voltage Temp. Coefficient	$I_p = -250 \mu$ A, Referenced to 25 °C		2.1		mV /°C
V _{GS(th)}	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = -250 \mu\text{A}$	-0.65	-0.86	-1.5	V
R _{DS(ON)}	Static Drain-Source On-Resistance	$V_{GS} = -2.7 \text{ V}, \text{ I}_{D} = -0.25 \text{ A}$		1.22	1.5	ν Ω
"DS(ON)		$V_{gs} = -4.5 \text{ V}, I_p = -0.5 \text{ A}$		0.87	1.1	
		T ₁ =125°C		1.21	2	
I _{D(ON)}	On-State Drain Current	$V_{GS} = -2.7 \text{ V}, V_{DS} = -5 \text{ V}$	-0.5			А
D(ON)		$V_{gs} = -4.5 \text{ V}, V_{Ds} = -5 \text{ V}$	-1			
g _{FS}	Forward Transconductance	$V_{\rm DS} = -5 \text{ V}, \text{ I}_{\rm D} = -0.5 \text{ A}$		0.8		S
	L CHARACTERISTICS					
C _{iss}	Input Capacitance	$V_{DS} = -10 \text{ V}, V_{GS} = 0 \text{ V},$ f = 1.0 MHz		63		pF
C _{oss}	Output Capacitance	f = 1.0 MHz		34		pF
C _{rss}	Reverse Transfer Capacitance			10		pF
	G CHARACTERISTICS (Note)				1	
t _{D(on)}	Turn - On Delay Time	$V_{DD} = -6 V, I_{D} = -0.5 A,$		7	20	ns
t,	Turn - On Rise Time	$V_{\rm GS}^{\rm C}$ = -4.5 V, $R_{\rm GEN}$ = 50 Ω		8	20	ns
t _{D(off)}	Turn - Off Delay Time			55	110	ns
t _f	Turn - Off Fall Time			35	70	ns
Q _g	Total Gate Charge	$V_{\rm DS} = -5 \text{ V}, \ \text{I}_{\rm D} = -0.25 \text{ A},$		1.1	1.5	nC
Q _{gs}	Gate-Source Charge	$V_{GS}^{0} = -4.5 V^{0}$		0.32		nC
Q _{ad}	Gate-Drain Charge			0.25		nC
DRAIN-SOU	IRCE DIODE CHARACTERISTICS AND MAXI	MUM RATINGS				
s	Maximum Continuous Drain-Source Diode For	ward Current			-0.5	А
V _{SD}	Drain-Source Diode Forward Voltage	$V_{\rm GS} = 0 \ V, \ I_{\rm S} = -0.5 \ A \ ({\rm Note})$		-0.89	-1.2	V



FDV304P Rev.E1

