

Is Now Part of



ON Semiconductor®

To learn more about ON Semiconductor, please visit our website at <u>www.onsemi.com</u>

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor dates sheds, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor dates sheds and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights of others. ON Semiconductor products are not designed, intended, or authorized for use on similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor and its officers, employees, subsidiaries, affliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out or i, directly or indirectly, any lay bed ON Semiconductor and its officers, employees, ween if such claim alleges that ON Semiconductor was negligent regarding the d



February 1996


NDS9952A Dual N & P-Channel Enhancement Mode Field Effect Transistor


General Description

These dual N- and P-channel enhancement mode power field effect transistors are produced using Fairchild's proprietary, high cell density, DMOS technology. This very high density process is especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulses in the avalanche and commutation modes. These devices are particularly suited for low voltage applications such as notebook computer power management and other battery powered circuits where fast switching, low in-line power loss, and resistance to transients are needed.

Features

- N-Channel 3.7A, 30V, R_{DS(ON)}=0.08Ω @ V_{GS}=10V.
 P-Channel -2.9A, -30V, R_{DS(ON)}=0.13Ω @ V_{GS}=-10V.
- High density cell design or extremely low R_{DS(ON)}.
- High power and current handling capability in a widely used surface mount package.
- Dual (N & P-Channel) MOSFET in surface mount package.





Absolute Maximum Ratings T_A= 25°C unless otherwise noted

Symbol	Parameter	N-Channel	P-Channel	Units	
V _{DSS}	Drain-Source Voltage	30	-30	V	
V _{GSS}	Gate-Source Voltage	± 20	± 20	V	
I _D	Drain Current - Continuous (Note 1a	a) ± 3.7	± 2.9	A	
	- Pulsed	± 15	± 10		
P _D	Power Dissipation for Dual Operation		2		
Power Dis	Power Dissipation for Single Operation (Note 1	a)	1.6		
	(Note	1b)	1		
	(Note 1	lc)	0.9		
T_,,T _{stg}	Operating and Storage Temperature Range	-55	-55 to 150		
THERMA	L CHARACTERISTICS				
R _{eja}	Thermal Resistance, Junction-to-Ambient (Note	1a)	78		
R _{eJC}	Thermal Resistance, Junction-to-Case (Note	: 1)	40		

© 1997 Fairchild Semiconductor Corporation

Symbol	Parameter	Conditions		Туре	Min	Тур	Max	Units
OFF CHA	RACTERISTICS	1						1
BV _{DSS}	Drain-Source Breakdown Voltage	V _{gs} = 0 V, I _p = 250 μA		N-Ch	30			V
		$V_{gs} = 0 V, I_p = -250 \mu A$		P-Ch	-30			V
I _{DSS}	Zero Gate Voltage Drain Current	$V_{\rm DS} = 24 \text{V}, \text{V}_{\rm GS} = 0 \text{V}$		N-Ch			2	μA
033			T _J = 55°C				25	μA
		$V_{ps} = -24 V, V_{qs} = 0 V$	-	P-Ch			-2	μA
			T _J = 55°C				-25	μA
GSSF	Gate - Body Leakage, Forward	V _{GS} = 20 V, V _{DS} = 0 V	-	All			100	nA
GSSR	Gate - Body Leakage, Reverse	$V_{gg} = -20 \text{ V}, V_{pg} = 0 \text{ V}$		All			-100	nA
	ACTERISTICS (Note 2)	1		1				
$V_{GS(th)}$	Gate Threshold Voltage	V _{ps} = V _{gs} , I _p = 250 μA		N-Ch	1	1.7	2.8	V
	-		T_= 125°C		0.7	1.2	2.2	
		$V_{ps} = V_{gs}, I_{p} = -250 \mu\text{A}$		P-Ch	-1	-1.6	-2.8	
			T _J = 125°C		-0.85	-1.25	-2.5	
R _{DS(ON)}	Static Drain-Source On-Resistance	V _{gs} = 10 V, I _p = 1.0 A		N-Ch		0.06	0.08	Ω
. ,			T _J = 125°C	-		0.08	0.13	
		V_{gg} = 4.5 V, I _D = 0.5 A				0.08	0.11	
			T _J = 125°C			0.11	0.18	_
		V _{gs} = -10 V, I _p = -1.0 A		P-Ch		0.11	0.13	
			T _J = 125°C			0.15	0.21	
		$V_{gg} = -4.5 \text{ V}, \ I_{p} = -0.5 \text{ A}$				0.17	0.2	
			T _J = 125°C			0.24	0.32	\perp
D(on)	On-State Drain Current	V_{GS} = 10 V, V_{DS} = 5 V		N-Ch	15			Α
		V_{GS} = -10 V, V_{DS} = -5 V		P-Ch	-10			
J _{FS}	Forward Transconductance	V _{DS} = 15 V, I _D = 3.7 A		N-Ch		6		S
		V _{DS} = -15 V, I _D = -2.9 A		P-Ch		4		
OYNAMIC	CHARACTERISTICS							
C _{iss}	Input Capacitance	N-Channel $V_{ps} = 10 \text{ V}, V_{qs} = 0 \text{ V},$ f = 1.0 MHz		N-Ch		320		pF
				P-Ch		350		
oss	Output Capacitance			N-Ch		225		pF
		P-Channel $V_{ps} = -10 V, V_{cs} = 0 V,$		P-Ch		260		
C _{rss}	Reverse Transfer Capacitance	V _{DS} = -10 V, V _{GS} = 0 V, f = 1.0 MHz		N-Ch		85		pF
				P-Ch		100		

Symbol	Parameter	Conditions	Туре	Min	Тур	Max	Units
SWITCHI	NG CHARACTERISTICS (Note 2)						
t _{D(on)}	Turn - On Delay Time	N-Channel	N-Ch		10	15	ns
		$V_{DD} = 10 V, I_D = 1 A,$	P-Ch		9	40	
Ļ	Turn - On Rise Time	V_{GEN} = 10 V, R _{GEN} = 6 Ω	N-Ch		13	20	ns
		P-Channel	P-Ch		21	40	
t _{D(off)}	Turn - Off Delay Time	V_{DD} = -10 V, I _D = -1 A, V _{GEN} = -10 V, R _{GEN} = 6 Ω	N-Ch		21	50	ns
		$v_{\text{GEN}} = -10$ v_1 , $v_{\text{GEN}} = 0.22$	P-Ch		21	90	
t,	Tum - Off Fall Time		N-Ch		5	50	ns
			P-Ch		8	50	1
Q _g	Total Gate Charge	N-Channel $V_{DS} = 10 V,$ $I_D = 3.7 A, V_{GS} = 10 V$ P-Channel $V_{DS} = -10 V,$ $I_D = -2.9 A, V_{GS} = -10 V$	N-Ch		9.5	27	nC
			P-Ch		10	25	
Q _{gs}	Gate-Source Charge		N-Ch		1.5		nC
			P-Ch		1.6		1
Q _{qd}	Gate-Drain Charge		N-Ch		3.3		nC
			P-Ch		3.4]
DRAIN-SO	OURCE DIODE CHARACTERISTIC	CS AND MAXIMUM RATINGS					
I _s	Maximum Continuous Drain-Source Diode Forward Current		N-Ch			1.2	А
			P-Ch			-1.2]
V _{SD}	Drain-Source Diode Forward Voltage	$V_{gs} = 0 V, I_s = 1.25 A (Note 2)$	N-Ch		0.8	1.3	V
		$V_{gs} = 0 V, I_s = -1.25 A$ (Note 2)	P-Ch		-0.8	-1.3]
t _r	Reverse Recovery Time	$V_{GS} = 0 V$, $I_{F} = 1.25 A$, $dI_{F}/dt = 100 A/\mu s$	N-Ch			75	ns
		$V_{GS} = 0 V$, $I_{F} = -1.25 A$, $dI_{F}/dt = 100 A/\mu s$	P-Ch			100	

1. R_{gut} is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R_{gut} is guaranteed by design while R_{gut} is determined by the user's board design.


 $P_D(t) = \frac{T_J - T_A}{R_{\theta J} \, \underline{k}^{t}} = \frac{T_J - T_A}{R_{\theta J} \, \underline{c}^{t} R_{\theta C} \underline{k}^{t}} = I_D^2(t) \times R_{DS(ON)} \mathfrak{g}_{T_J}$

Typical R_{BA} for single device operation using the board layouts shown below on 4.5"x5" FR-4 PCB in a still air environment:


a. 78°C/W when mounted on a 0.5 in² pad of 2oz cpper.

b. 125°C/W when mounted on a 0.02 \mbox{in}^2 pad of 2oz cpper.


c. 135°C/W when mounted on a 0.003 in² pad of 2oz cpper.




2. Pulse Test: Pulse Width \leq 300µs, Duty Cycle \leq 2.0%.




NDS9952A.SAM





NDS9952A.SAM





NDS9952A.SAM





TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx[™] Bottomless[™] CoolFET[™] CROSSVOLT[™] E²CMOS[™] FACT[™] FACT Quiet Series[™] FAST[®] FASTr[™] GTO[™] HiSeC[™] ISOPLANAR[™] MICROWIRE[™] POP[™] PowerTrench[®] QFET[™] QS[™] Quiet Series[™] SuperSOT[™]-3 SuperSOT[™]-6 SuperSOT[™]-8 SyncFET[™] TinyLogic[™] UHC[™] VCX[™]

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user. 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition				
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.				
Preliminary First Production		This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.				
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.				
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.				