

### Is Now Part of



## ON Semiconductor®

To learn more about ON Semiconductor, please visit our website at <a href="https://www.onsemi.com">www.onsemi.com</a>

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any EDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officer



November 2013

## **FDB035AN06A0**

# N-Channel PowerTrench<sup>®</sup> MOSFET 60 V, 80 A, 3.5 m $\Omega$


### **Features**


- $R_{DS(on)}$  = 3.2 m $\Omega$  ( Typ.) @  $V_{GS}$  = 10 V,  $I_D$  = 80 A
- $Q_{G(tot)}$  = 95 nC ( Typ.) @  $V_{GS}$  = 10 V
- · Low Miller Charge
- Low Q<sub>rr</sub> Body Diode
- UIS Capability (Single Pulse and Repetitive Pulse)

Formerly developmental type 82584

## **Applications**

- Synchronous Rectification for ATX / Server / Telecom PSU
- · Battery Protection Circuit
- · Motor drives and Uninterruptible Power Supplies





## MOSFET Maximum Ratings T<sub>C</sub> = 25°C unless otherwise noted

Symbol	Parameter	FDB035AN06A0	Unit
$V_{DSS}$	Drain to Source Voltage	60	V
V <sub>GS</sub>	Gate to Source Voltage	±20	V
	Drain Current	/	
$I_D$	Continuous (T <sub>C</sub> < 153°C, V <sub>GS</sub> = 10V)	80	Α
	Continuous ( $T_{amb} = 25^{\circ}C$ , $V_{GS} = 10V$ , with $R_{\theta JA} = 43^{\circ}C/W$ )	22	Α
	Pulsed	Figure 4	А
E <sub>AS</sub>	Single Pulse Avalanche Energy (Note 1)	625	mJ
P <sub>D</sub>	Power dissipation	310	W
	Derate above 25°C	2.07	W/°C
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Temperature	-55 to 175	°C

## **Thermal Characteristics**

$R_{\theta JC}$	Thermal Resistance, Junction to Case, Max.	0.48	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient, Max. (Note 2)	62	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient, 1in <sup>2</sup> copper pad area, Max.	43	°C/W

Device I	Marking	Device	Package	Reel Size	Tape \	Width	Quar	ntity
FDB035AN06A0 FDB035AN06A0		D²-PAK	330 mm	24 mm		800 units		
Electric	al Char	racteristics T <sub>C</sub> = 25°C	unless otherwise	noted				
Symbol		Parameter	Test Co	onditions	Min	Тур	Max	Unit
Off Chara	cteristic					- 71-		-
B <sub>VDSS</sub>	1	Source Breakdown Voltage	$I_D = 250 \mu A, V_G$	V0 = 22	60	_	-	V
VD33		voltage	V <sub>DS</sub> = 50V		-	-	1	
I <sub>DSS</sub>	Zero Gate	e Voltage Drain Current	$V_{GS} = 0V$	$T_{\rm C} = 150^{\rm o}{\rm C}$	-	-	250	μΑ
I <sub>GSS</sub>	Gate to S	ource Leakage Current	V <sub>GS</sub> = ±20V		-	-	±100	nA
On Chara	cteristic	s						
V <sub>GS(TH)</sub>	Gate to S	ource Threshold Voltage	V <sub>GS</sub> = V <sub>DS</sub> , I <sub>D</sub> :	= 250μA	2	-	4	V
00(111)	-//		I <sub>D</sub> = 80A, V <sub>GS</sub> :		-	0.0032	0.0035	
r	Drain to 9	Courag On Basistanaa	I <sub>D</sub> = 40A, V <sub>GS</sub> :		-	0.0044	0.0066	Ω
r <sub>DS(ON)</sub>	Drain to Source On Resistance		I <sub>D</sub> = 80A, V <sub>GS</sub> : T <sub>J</sub> = 175°C		-	0.0065	0.0071	52
Dynamic	Characte	eristics				•		
C <sub>ISS</sub>	Input Cap				_	6400	-	pF
C <sub>OSS</sub>	<del></del>	apacitance	$V_{DS} = 25V, V_{GS} = 0V,$		-	1123	-	pF
C <sub>RSS</sub>		Transfer Capacitance	f = 1MHz		- 1	367	-	pF
Q <sub>g(TOT)</sub>		e Charge at 10V	V <sub>GS</sub> = 0V to 10	V		95	124	nC
Q <sub>g(TH)</sub>	Threshold	d Gate Charge	$V_{GS} = 0V \text{ to } 2V$		-	12	15	nC
Q <sub>gs</sub>	Gate to S	ource Gate Charge		I <sub>D</sub> = 80A	-	30	-	nC
Q <sub>gs2</sub>	Gate Cha	rge Threshold to Plateau		$I_{g} = 1.0 \text{mA}$	-	18	-	nC
Q <sub>gd</sub>	Gate to D	rain "Miller" Charge			-	24	-	nC
	Charac	teristics (V <sub>GS</sub> = 10V)						
t <sub>ON</sub>	Turn-On				-/	-	163	ns
t <sub>d(ON)</sub>		Delay Time	$V_{DD} = 30V, I_{D} = 80A$ $V_{GS} = 10V, R_{GS} = 2.4\Omega$ $- 13 - 13 - 75$		-	ns		
t <sub>r</sub>	Rise Time				-/-	93	-	ns
t <sub>d(OFF)</sub>	Turn-Off [	Delay Time			-	38	-	ns
t <sub>f</sub>	Fall Time				13	-	ns	
t <sub>OFF</sub>	Turn-Off	Гіте			75	ns		
	urce Dio	de Characteristics	,					
			I <sub>SD</sub> = 80A		-	-	1.25	V
$V_{SD}$	Source to	Drain Diode Voltage	I <sub>SD</sub> = 40A		-	-	1.0	V
t <sub>rr</sub>	Reverse	Recovery Time	I <sub>SD</sub> = 75A, dI <sub>SD</sub> /dt = 100A/μs		1/4	_	38	ns

## $Q_{RR}$

Notes:
1: Starting T<sub>J</sub> = 25°C, L = 0.255mH, I<sub>AS</sub> = 70A.
2: Pulse Width = 100s

Reverse Recovered Charge

 $I_{SD} = 75A$ ,  $dI_{SD}/dt = 100A/\mu s$ 

39

nC




Figure 1. Normalized Power Dissipation vs
Ambient Temperature

Figure 2. Maximum Continuous Drain Current vs
Case Temperature




Figure 3. Normalized Maximum Transient Thermal Impedance





Figure 4. Peak Current Capability



## Typical Characteristics T<sub>C</sub> = 25°C unless otherwise noted




Figure 11. Normalized Gate Threshold Voltage vs Junction Temperature




Figure 12. Normalized Drain to Source Breakdown Voltage vs Junction Temperature




Figure 13. Capacitance vs Drain to Source Voltage




Figure 14. Gate Charge Waveforms for Constant Gate Current

## **Test Circuits and Waveforms**




Figure 15. Unclamped Energy Test Circuit




Figure 16. Unclamped Energy Waveforms




Figure 17. Gate Charge Test Circuit




Figure 18. Gate Charge Waveforms




Figure 19. Switching Time Test Circuit




Figure 20. Switching Time Waveforms

## Thermal Resistance vs. Mounting Pad Area

The maximum rated junction temperature,  $T_{JM}$ , and the thermal resistance of the heat dissipating path determines the maximum allowable device power dissipation,  $P_{DM}$ , in an application. Therefore the application's ambient temperature,  $T_A$  (°C), and thermal resistance  $R_{\theta JA}$  (°C/W) must be reviewed to ensure that  $T_{JM}$  is never exceeded. Equation 1 mathematically represents the relationship and serves as the basis for establishing the rating of the part.

$$P_{DM} = \frac{(T_{JM} - T_A)}{R_{\theta JA}} \tag{EQ. 1}$$

In using surface mount devices such as the TO-263 package, the environment in which it is applied will have a significant influence on the part's current and maximum power dissipation ratings. Precise determination of  $P_{DM}$  is complex and influenced by many factors:

- Mounting pad area onto which the device is attached and whether there is copper on one side or both sides of the board.
- The number of copper layers and the thickness of the board.
- 3. The use of external heat sinks.
- 4. The use of thermal vias.
- 5. Air flow and board orientation.
- 6. For non steady state applications, the pulse width, the duty cycle and the transient thermal response of the part, the board and the environment they are in.

Fairchild provides thermal information to assist the designer's preliminary application evaluation. Figure 21 defines the  $R_{\theta JA}$  for the device as a function of the top copper (component side) area. This is for a horizontally positioned FR-4 board with 1oz copper after 1000 seconds of steady state power with no air flow. This graph provides the necessary information for calculation of the steady state junction temperature or power dissipation. Pulse applications can be evaluated using the Fairchild device Spice thermal model or manually utilizing the normalized maximum transient thermal impedance curve.

Thermal resistances corresponding to other copper areas can be obtained from Figure 21 or by calculation using Equation 2 or 3. Equation 2 is used for copper area defined in inches square and equation 3 is for area in centimeters square. The area, in square inches or square centimeters is the top copper area including the gate and source pads.

$$R_{\theta JA} = 26.51 + \frac{19.84}{(0.262 + Area)}$$
 (EQ. 2)

Area in Inches Squared

$$R_{\theta JA} = 26.51 + \frac{128}{(1.69 + Area)}$$
 (EQ. 3)

Area in Centimeters Squared




Figure 21. Thermal Resistance vs Mounting Pad Area

#### PSPICE Electrical Model .SUBCKT FDB035AN06A0 2 1 3; rev July 04, 2002 Ca 12 8 1.5e-9 Cb 15 14 1.5e-9 I DRAIN DPLCAP DRAIN Cin 6 8 6.1e-9 10 Dbody 7 5 DbodyMOD RLDRAIN €RSLC1 Dbreak 5 11 DbreakMOD DBREAK 3 Dplcap 10 5 DplcapMOD RSLC2 € 5 51 FSI C Ebreak 11 7 17 18 69.3 Eds 14 8 5 8 1 50 Egs 13 8 6 8 1 RDRAIN ▲ DBODY 6 8 EBREAK **FSG** Esa 6 10 6 8 1 **EVTHRES** Evthres 6 21 19 8 1 21 Evtemp 20 6 18 22 1 **MWEAK** I GATE **EVTEMP** RGATE GATE 18 22 MMED It 8 17 1 9 20 MSTR RLGATE Lgate 1 9 4.81e-9 LSOURCE CIN SOURCE Ldrain 2 5 1.0e-9 Lsource 3 7 4.63e-9 RSOURCE RLSOURCE RLgate 1 9 48.1 S1A **RBREAK** RLdrain 2 5 10 17 RLsource 3 7 46.3 **≨**RVTEMP S<sub>2</sub>B Mmed 16 6 8 8 MmedMOD CR 19 CA Mstro 16 6 8 8 MstroMOD IT Mweak 16 21 8 8 MweakMOD VBAT 8 EGS **EDS** Rbreak 17 18 RbreakMOD 1 Rdrain 50 16 Rdrain MOD 1e-4 **RVTHRES** Rgate 9 20 1.36 RSLC1 5 51 RSLCMOD 1e-6 RSLC2 5 50 1e3 Rsource 8 7 RsourceMOD 2.5e-3 Rvthres 22 8 RvthresMOD 1 Rvtemp 18 19 RvtempMOD 1 S1a 6 12 13 8 S1AMOD S1b 13 12 13 8 S1BMOD S2a 6 15 14 13 S2AMOD S2b 13 15 14 13 S2BMOD Vbat 22 19 DC 1 ESLC 51 50 VALUE={(V(5,51)/ABS(V(5,51)))\*(PWR(V(5,51)/(1e-6\*250),10))} .MODEL DbodyMOD D (IS=2.4E-11 N=1.04 RS=1.65e-3 TRS1=2.7e-3 TRS2=2e-7 + CJO=4.35e-9 M=5.4e-1 TT=1e-9 XTI=3.9) .MODEL DbreakMOD D (RS=1.5e-1 TRS1=1e-3 TRS2=-8.9e-6) .MODEL DplcapMOD D (CJO=1.7e-9 IS=1e-30 N=10 M=0.47) .MODEL MmedMOD NMOS (VTO=3.3 KP=9 IS=1e-30 N=10 TOX=1 L=1u W=1u RG=1.36 T\_abs=25) .MODEL MstroMOD NMOS (VTO=4.00 KP=275 IS=1e-30 N=10 TOX=1 L=1u W=1u T\_abs=25) .MODEL MweakMOD NMOS (VTO=2.72 KP=0.03 IS=1e-30 N=10 TOX=1 L=1u W=1u RG=13.6 RS=0.1 T\_abs=25) .MODEL RbreakMOD RES (TC1=9e-4 TC2=-9e-7) .MODEL RdrainMOD RES (TC1=4e-2 TC2=1.75e-4) .MODEL RSLCMOD RES (TC1=1e-3 TC2=1e-5) .MODEL RsourceMOD RES (TC1=5e-3 TC2=1e-6) .MODEL RvthresMOD RES (TC1=-6.7e-3 TC2=-1.5e-5) .MODEL RvtempMOD RES (TC1=-2.5e-3 TC2=1e-6) .MODEL S1AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-4 VOFF=-1.5) .MODEL S1BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-1.5 VOFF=-4) .MODEL S2AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-1 VOFF=0.5) .MODEL S2BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=0.5 VOFF=-1). **FNDS** Note: For further discussion of the PSPICE model, consult A New PSPICE Sub-Circuit for the Power MOSFET Featuring Global Temperature Options; IEEE Power Electronics Specialist Conference Records, 1991, written by William J. Hepp and C. Frank Wheatley

#### SABER Electrical Model rev July 4, 2002 template FDB035AN06A0 n2,n1,n3 = m\_temp electrical n2,n1,n3 number m\_temp=25 var i iscl dp..model dbodymod = (isl=2.4e-11,nl=1.04,rs=1.65e-3,trs1=2.7e-3,trs2=2e-7,cjo=4.35e-9,m=5.4e-1,tt=1e-9,xti=3.9) dp..model dbreakmod = (rs=1.5e-1,trs1=1e-3,trs2=-8.9e-6) dp..model dplcapmod = (cjo=1.7e-9,isl=10e-30,nl=10,m=0.47) $m..model mmedmod = (type=_n, vto=3.3, kp=9, is=1e-30, tox=1)$ m..model mstrongmod = $(type=_n, vto=4.00, kp=275, is=1e-30, tox=1)$ LDRAIN m..model mweakmod = (type=\_n,vto=2.72,kp=0.03,is=1e-30, tox=1,rs=0.1) DRAIN sw\_vcsp..model s1amod = (ron=1e-5,roff=0.1,von=-4,voff=-1.5) sw\_vcsp..model s1bmod = (ron=1e-5,roff=0.1,von=-1.5,voff=-4) RLDRAIN sw\_vcsp..model s2amod = (ron=1e-5,roff=0.1,von=-1,voff=0.5) RSLC1 sw\_vcsp..model s2bmod = (ron=1e-5,roff=0.1,von=0.5,voff=-1) RSLC2 € c.ca n12 n8 = 1.5e-9ISCL c.cb n15 n14 = 1.5e-9c.cin n6 n8 = 6.1e-9DBREAK RDRAIN dp.dbody n7 n5 = model=dbodymod ESG DBODY dp.dbreak n5 n11 = model=dbreakmod **EVTHRES** dp.dplcap n10 n5 = model=dplcapmod (<u>19</u>) MWEAK **LGATE EVTEMP** RGATE spe.ebreak n11 n7 n17 n18 = 69.3 EBREAK MMFD 20 spe.eds n14 n8 n5 n8 = 1 **RLGATE** spe.egs n13 n8 n6 n8 = 1 LSOURCE spe.esg n6 n10 n6 n8 = 1 CIN SOURCE spe.evthres n6 n21 n19 n8 = 1 spe.evtemp n20 n6 n18 n22 = 1 **RSOURCE** RLSOURCE i.it n8 n17 = 1RBREAK 17 18 I.lgate n1 n9 = 4.81e-9RVTEMP I.ldrain n2 n5 = 1.0e-9I.lsource n3 n7 = 4.63e-9СВ 19 CA ΙT 14 res.rlgate n1 n9 = 48.1 **EGS** res.rldrain n2 n5 = 10res risource n3 n7 = 46.3**RVTHRES** m.mmed n16 n6 n8 n8 = model=mmedmod, temp=m\_temp, l=1u, w=1u m.mstrong n16 n6 n8 n8 = model=mstrongmod, temp=m\_temp, l=1u, w=1u m.mweak n16 n21 n8 n8 = model=mweakmod, temp=m\_temp, l=1u, w=1u res.rbreak n17 n18 = 1, tc1=9e-4,tc2=-9e-7 res.rdrain n50 n16 = 1e-4, tc1=4e-2,tc2=1.75e-4 res.rgate n9 n20 = 1.36 res.rslc1 n5 n51 = 1e-6, tc1=1e-3,tc2=1e-5 res.rslc2 n5 n50 = 1e3res.rsource n8 n7 = 2.5e-3, tc1=5e-3,tc2=1e-6 res.rvthres n22 n8 = 1, tc1=-6.7e-3,tc2=-1.5e-5 res.rvtemp n18 n19 = 1, tc1=-2.5e-3,tc2=1e-6 sw\_vcsp.s1a n6 n12 n13 n8 = model=s1amod sw\_vcsp.s1b n13 n12 n13 n8 = model=s1bmod sw\_vcsp.s2a n6 n15 n14 n13 = model=s2amod sw\_vcsp.s2b n13 n15 n14 n13 = model=s2bmod v.vbat n22 n19 = dc=1 equations { i (n51->n50) +=iscl iscl: v(n51,n50) = ((v(n5,n51)/(1e-9+abs(v(n5,n51))))\*((abs(v(n5,n51)\*1e6/250))\*\*10))

## SPICE Thermal Model JUNCTION th REV 23 July 4, 2002 FDB035AN06A0T CTHERM1 TH 6 6.45e-3 CTHERM2 6 5 3e-2 CTHERM3 5 4 1.4e-2 RTHERM1 CTHERM4 4 3 1.65e-2 CTHERM1 CTHERM5 3 2 4.85e-2 CTHERM6 2 TL 1e-1 RTHERM1 TH 6 3.24e-3 RTHERM2 6 5 8.08e-3 RTHERM3 5 4 2.28e-2 RTHERM4 4 3 1e-1 RTHERM2 CTHERM2 RTHERM5 3 2 1.1e-1 RTHERM6 2 TL 1.4e-1 SABER Thermal Model RTHERM3 CTHERM3 SABER thermal model FDB035AN06A0T template thermal\_model th tl thermal\_c th, tl ctherm.ctherm1 th 6 =6.45e-3 ctherm.ctherm2 6 5 = 3e-2 ctherm.ctherm3 5 4 = 1.4e-2 ctherm.ctherm4 4 3 = 1.65e-2 RTHERM4 CTHERM4 ctherm.ctherm5 3 2 =4.85e-2 ctherm.ctherm6 2 tl =1e-1 rtherm.rtherm1 th 6 =3.24e-3 3 rtherm.rtherm2 6 5 = 8.08e-3 rtherm.rtherm3 5 4 = 2.28e-2 rtherm.rtherm4 4 3 = 1e-1 rtherm.rtherm5 3 2 = 1.1e-1 rtherm.rtherm6 2 tl=1.4e-1 RTHERM5 CTHERM5 2 RTHERM6 CTHERM6 CASE

## **Mechanical Dimensions**

## TO-263 2L (D<sup>2</sup>PAK)




Figure 22. 2LD, TO263, Surface Mount

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings:

http://www.fairchildsemi.com/package/packageDetails.html?id=PN\_TT263-002

Dimension in Millimeters





#### **TRADEMARKS**

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

AccuPower™ AX-CAP® BitSiC™ Build it Now™ CorePLUS™ CorePOWER™  $CROSSVOLT^{\text{TM}}$ 

CTI ™ Current Transfer Logic™ DEUXPEED® Dual Cool™ EcoSPARK® EfficentMax™ ESBC™

Fairchild<sup>®</sup> Fairchild Semiconductor® FACT Quiet Series™ FACT® FAST® FastvCore™ FETBench™ FPS™

F-PFS™ FRFET® Global Power Resource<sup>SM</sup> GreenBridge™ Green FPS™

Green FPS™ e-Series™

G*max*™ GTO™ IntelliMAX™ ISOPLANAR™

Marking Small Speakers Sound Louder

and Better™ MegaBuck™ MICROCOUPLER™ MicroFET™ MicroPak™ MicroPak2™

MillerDrive™ MotionMax™ mWSaver® OptoHiT™ OPTOLOGIC® OPTOPLANAR® PowerTrench® PowerXS™

Programmable Active Droop™

**QFET** QS™ Quiet Series™ RapidConfigure™

Saving our world, 1mW/W/kW at a time™ SignalWise™

SmartMax™ SMART START™

Solutions for Your Success™

STEALTH™ SuperFET® SuperSOT™-3 SuperSOT™-6 SuperSOT™-8

SupreMOS® SvncFET™

Sync-Lock™ SYSTEM ®\* TinyBoost<sup>®</sup> TinyBuck<sup>®</sup> TinyCalc™ TinyLogic<sup>®</sup> TINYOPTO™ TinvPower™ TinyPWM™ TinyWire™ TranSiC™ TriFault Detect™ TRUECURRENT®\* μSerDes™

UHC<sup>®</sup> Ultra FRFET™ UniFFT™ VCX™ VisualMax™ VoltagePlus™ XS™

\*Trademarks of System General Corporation, used under license by Fairchild Semiconductor.

#### DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY
FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE
EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used here in:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

#### ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.Fairchildsemi.com, under Sales Support.

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufactures of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed application, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handing and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address and warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

#### PRODUCT STATUS DEFINITIONS Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information Formative / In Design		Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.

Rev 166