

Is Now Part of



# **ON Semiconductor**®

To learn more about ON Semiconductor, please visit our website at <u>www.onsemi.com</u>

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor dates sheds, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor dates sheds and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights of others. ON Semiconductor products are not designed, intended, or authorized for use on similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor and its officers, employees, subsidiaries, affliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out or i, directly or indirectly, any lay bed ON Semiconductor and its officers, employees, ween if such claim alleges that ON Semiconductor was negligent regarding the d

# NC7WZ32 TinyLogic UHS Dual 2-Input OR Gate

# FAIRCHILD

SEMICONDUCTOR

# **NC7WZ32** TinyLogic® UHS Dual 2-Input OR Gate

### **General Description**

The NC7WZ32 is a dual 2-Input OR Gate from Fairchild's Ultra High Speed Series of TinyLogic®. The device is fabricated with advanced CMOS technology to achieve ultra high speed with high output drive while maintaining low static power dissipation over a very broad V<sub>CC</sub> operating range. The device is specified to operate over the 1.65V to 5.5V V<sub>CC</sub> range. The inputs and output are high impedance when  $V_{CC}\xspace$  is 0V. Inputs tolerate voltages up to 7V independent of V<sub>CC</sub> operating voltage.

### Features


- Space saving US8 surface mount package
- MicroPak<sup>™</sup> Pb-Free leadless package
- Ultra high speed t<sub>PD</sub> 2.4 ns Typ into 50 pF at 5V V<sub>CC</sub>
- High output drive ±24 mA at 3V V<sub>CC</sub>
- Broad V<sub>CC</sub> operating range 1.65V to 5.5V
- Matches the performance of LCX when operated at  $3.3V V_{CC}$
- Power down high impedance inputs/output
- Overvoltage tolerant inputs facilitate 5V to 3V translation
- Proprietary noise/EMI reduction circuitry implemented

### **Ordering Code:**

		Product		
Order	Package	Code	Package Description	Supplied As
Number	Number	Top Mark		
NC7WZ32K8X	MAB08A	WZ32	8-Lead US8, JEDEC MO-187, Variation CA 3.1mm Wide	3k Units on Tape and Reel
NC7WZ32L8X	MAC08A	N5	Pb-Free 8-Lead MicroPak, 1.6 mm Wide	5k Units on Tape and Reel

Pb-Free package per JEDEC J-STD-020B


### Logic Symbol



### **Pin Descriptions**


Pin Names	Description
A <sub>n</sub> , B <sub>n</sub>	Inputs
Y <sub>n</sub>	Output

### **Function Table**



© 2005 Fairchild Semiconductor Corporation DS500270

### **Connection Diagrams**



### Pin One Orientation Diagram



AAA represents Product Code Top Mark - see ordering code Note: Orientation of Top Mark determines Pin One location. Read the top product code mark left to right, Pin One is the lower left pin (see diagram).

Y:

GND

₽2 B2 A2

(Top Thru View)

### Absolute Maximum Ratings(Note 1)

Supply Voltage (V <sub>CC</sub> )	-0.5Vto +7V
DC Input Voltage (V <sub>IN</sub> )	-0.5V to +7V
DC Output Voltage (V <sub>OUT</sub> )	-0.5V to +7V
DC Input Diode Current (IIK)	
@V <sub>IN</sub> < -0.5V	–50 mA
DC Output Diode Current (I <sub>OK</sub> )	
@V <sub>OUT</sub> <-0.5V	–50 mA
DC Output Current (I <sub>OUT</sub> )	±50 mA
DC V <sub>CC</sub> /GND Current (I <sub>CC</sub> /I <sub>GND</sub> )	±100 mA
Storage Temperature (T <sub>STG</sub> )	$-65^{\circ}C$ to $+150^{\circ}C$
Junction Temperature under Bias $(T_J)$	150°C
Junction Lead Temperature (TL);	
Soldering, 10 seconds	260°C
Power Dissipation (P <sub>D</sub> ) @ +85°C	250 mW

# Recommended Operating Conditions (Note 2)

Supply Voltage Operating (V <sub>CC</sub> )	1.65V to 5.5
Supply Voltage Data Retention ( $V_{CC}$ )	1.5V to 5.5V
Input Voltage (V <sub>IN</sub> )	0V to 5.5V
Output Voltage (V <sub>OUT</sub> )	0V to $V_{CC}$
Operating Temperature (T <sub>A</sub> )	$-40^{\circ}C$ to $+85^{\circ}C$
Input Rise and Fall Time $(t_r, t_f)$	
$V_{CC}$ = 1.80V $\pm$ 0.15V, 2.5V $\pm$ 0.2V	0 ns/V to 20 ns/V
$V_{CC} = 3.3V \pm 0.3V$	0 ns/V to 10 ns/V
$V_{CC} = 5.0V \pm 0.5V$	0 ns/V to 5 ns/V
Thermal Resistance $(\theta_{JA})$	250°C/W

Note 1: Absolute Maximum Ratings are DC values beyond which the device may be damaged or have its useful life impaired. The datasheet specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input load-ing variables. Fairchild does not recommend operation outside datasheet specifications.

Note 2: Unused inputs must be held HIGH or LOW. They may not float.


### **DC Electrical Characteristics**

Symbol	Parameter	V <sub>CC</sub>	$T_A = +25^{\circ}C$			$T_A=-40^\circ C$ to $+85^\circ C$		Units	Conditions	
Symbol	Farameter	(V)	Min	Тур	Max	Min	Max	Units	Conditions	
VIH	HIGH Level Input Voltage	1.65 to 1.95	0.75 V <sub>CC</sub>			0.75 V <sub>CC</sub>		V		
		2.3 to 5.5	0.7 V <sub>CC</sub>			0.7 V <sub>CC</sub>		v		
VIL	LOW Level Input Voltage	1.65 to 1.95			0.25 V <sub>CC</sub>		0.25 V <sub>CC</sub>	V		
		2.3 to 5.5			0.3 V <sub>CC</sub>		0.3 V <sub>CC</sub>	v		
V <sub>OH</sub>	HIGH Level Output Voltage	1.65	1.55	1.65		1.55				
		2.3	2.2	2.3		2.2		v	V – V	I _ 100/
		3.0	2.9	3.0		2.9		v	$V_{IN} = V_{IH}  I_{OH} = -10$	$1_{OH} = -100  \mu$
		4.5	4.4	4.5		4.4				
		1.65	1.29	1.52		1.29				$I_{OH} = -4 \text{ mA}$
		2.3	1.9	2.15		1.9				$I_{OH} = -8 \text{ mA}$
		3.0	2.4	2.80		2.4		V		$I_{OH} = -16 \text{ mA}$
		3.0	2.3	2.68		2.3				$I_{OH} = -24 \text{ mA}$
		4.5	3.8	4.20		3.8				$I_{OH} = -32 \text{ mA}$
V <sub>OL</sub>	LOW Level Output Voltage	1.65		0.0	0.1		0.1			
		2.3		0.0	0.1		0.1	v	$V_{IN} = V_{IL}$ $I_{OL} = 100 \ \mu M$	L = 100 ··· A
		3.0		0.0	0.1		0.1	v		$I_{OL} = 100 \mu A$
		4.5		0.0	0.1		0.1			
		1.65		0.08	0.24		0.24			$I_{OL} = 4 \text{ mA}$
		2.3		0.10	0.3		0.3			$I_{OL} = 8 \text{ mA}$
		3.0		0.15	0.4		0.4	V		$I_{OL} = 16 \text{ mA}$
		3.0		0.22	0.55		0.55			$I_{OL} = 24 \text{ mA}$
		4.5		0.22	0.55		0.55			$I_{OL} = 32 \text{ mA}$
I <sub>IN</sub>	Input Leakage Current	0 to 5.5			±0.1		±1	μΑ	V <sub>IN</sub> = 5.5V	, GND
I <sub>OFF</sub>	Power Off Leakage Current	0.0			1		10	μΑ	V <sub>IN</sub> or V <sub>OI</sub>	<sub>T</sub> = 5.5V
Icc	Quiescent Supply Current	1.65 to 5.5			1		10	μA	V <sub>IN</sub> = 5.5V	, GND

Symbol	Parameter	V <sub>cc</sub>	T <sub>A</sub> = +25°C			$T_A = -40^{\circ}C$ to $+85^{\circ}C$		Units	Conditions	Figure			
		(V)	Min	Тур	Max	Min	Max	Units	Conditions	Number			
t <sub>PLH</sub> ,	Propagation Delay	$1.8\pm0.15$	2.0	5.8	10.5	2.0	11.0						
t <sub>PHL</sub>		$2.5\pm0.2$	1.0	3.5	5.8	1.0	6.2		C <sub>L</sub> = 15 pF,	Figures			
		$3.3\pm0.3$	0.8	2.6	3.9	0.8	4.3	ns	$R_L = 1M\Omega$	1MΩ 1, 3			
		$5.0\pm0.5$	0.5	1.8	3.1	0.5	3.3						
t <sub>PLH</sub> ,	Propagation Delay	$3.3\pm0.3$	1.2	3.2	4.8	1.2	5.2		C <sub>L</sub> = 50 pF,	Figures			
t <sub>PHL</sub>		$5.0\pm0.5$	0.8	2.4	3.7	0.8	4.0	ns		115		$R_L = 500\Omega$	1, 3
CIN	Input Capacitance	0		2.5				pF					
C <sub>PD</sub>	Power Dissipation	3.3		14				~F	(Nata 2)	Figure 2			
	Capacitance	5.0		18				pF	(Note 3)	Figure 2			

Note 3:  $C_{PD}$  is defined as the value of the internal equivalent capacitance which is derived from dynamic operating current consumption (I<sub>CCD</sub>) at no output loading and operating at 50% duty cycle. (See Figure 2.)  $C_{PD}$  is related to I<sub>CCD</sub> dynamic operating current by the expression: I<sub>CCD</sub> = ( $C_{PD}$ ) ( $V_{CC}$ ) ( $f_{|N}$ ) + ( $I_{CC}$ static).

## AC Loading and Waveforms






# Tape and Reel Specification

TAPE FORMAT for US8

Package	Таре	Number	Cavity	Cover Tape
Designator	Section	Cavities	Status	Status
	Leader (Start End)	125 (typ)	Empty	Sealed
K8X	Carrier	3000	Filled	Sealed
	Trailer (Hub End)	75 (typ)	Empty	Sealed

### TAPE DIMENSIONS inches (millimeters)



### TAPE FORMAT for MicroPak

Package	Таре	Number	Cavity	Cover Tape
Designator	Section	Cavities	Status	Status
	Leader (Start End)	125 (typ)	Empty	Sealed
L8X	Carrier	3000	Filled	Sealed
	Trailer (Hub End)	75 (typ)	Empty	Sealed

- 1.00±0.25 TYP



