

Is Now Part of



# **ON Semiconductor**®

To learn more about ON Semiconductor, please visit our website at <u>www.onsemi.com</u>

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor dates sheds, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor dates sheds and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights of others. ON Semiconductor products are not designed, intended, or authorized for use on similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor and its officers, employees, subsidiaries, affliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out or i, directly or indirectly, any lange of the applicatio customer's to unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the

# SEMICONDUCTOR M NC7S86

# TinyLogic® HS 2-Input Exclusive-OR Gate

#### **General Description**

FAIRCHILD

The NC7S86 is a single 2-Input high performance CMOS Exclusive-OR Gate. Advanced Silicon Gate CMOS fabrication assures high speed and low power circuit operation over a broad V<sub>CC</sub> range. ESD protection diodes inherently guard both inputs and output with respect to the V<sub>CC</sub> and GND rails. Inputs are well buffered from the output to assure high noise immunity and reduced sensitivity to input edge rate.

#### **Features**


- Space saving SOT23 or SC70 5-lead package
- Ultra small MicroPak<sup>™</sup> leadless package
- High Speed; t<sub>PD</sub> 4.5 ns typ
- Low Quiescent Power; I<sub>CC</sub> < 1 μA
- Balanced Output Drive; 2 mA I<sub>OL</sub>, -2 mA I<sub>OH</sub>
- Broad V<sub>CC</sub> Operating Range; 2V–6V
- Balanced Propagation Delays
- Specified for 3V operation

#### **Ordering Code:**

Order Number	Package Number	Product Code Top Mark	Package Description	Supplied As
NC7S86M5X	MA05B	7S86	5-Lead SOT23, JEDEC MO-178, 1.6mm	3k Units on Tape and Reel
NC7S86P5X	MAA05A	S86	5-Lead SC70, EIAJ SC-88a, 1.25mm Wide	3k Units on Tape and Reel
NC7S86L6X	MAC06A	ZZ	6-Lead MicroPak, 1.0mm Wide	5k Units on Tape and Reel

### Logic Symbol


#### **Connection Diagrams**




#### **Pin Descriptions**

Pin Names	Description
А, В	Input
Y	Output
NC	No Connect

#### **Function Table**








(Top View)

Pad Assignment for MicroPak



Υ

GND 3 4

#### (Top Thru View)

TinyLogic® is a registered trademark of Fairchild Semiconductor Corporation. MicroPak™ is a trademark of Fairchild Semiconductor Corporation.

© 2004 Fairchild Semiconductor Corporation DS012136

### Absolute Maximum Ratings(Note 1)

Supply Voltage (V <sub>CC</sub> )	-0.5V to +7.0V
DC Input Diode Current (IIK)	
$ V_{IN} \leq -0.5V $	–20 mA
@ $V_{IN} \ge V_{CC} + 0.5V$	+20 mA
DC Input Voltage (VIN)	–0.5V to $V_{CC}$ + 0.5V
DC Output Diode Current (I <sub>OK</sub> )	
@ V <sub>OUT</sub> < -0.5V	–20 mA
@ $V_{OUT} > V_{CC} + 0.5V$	+20 mA
DC Output Voltage (V <sub>OUT</sub> )	–0.5V to V <sub>CC</sub> + 0.5V
DC Output Source	
or Sink Current (I <sub>OUT</sub> )	±12.5 mA
DC V <sub>CC</sub> or Ground Current	
per Output Pin (I <sub>CC</sub> or I <sub>GND</sub> )	±25 mA
Storage Temperature (T <sub>STG</sub> )	$-65^{\circ}C$ to $+150^{\circ}C$
Junction Temperature (T <sub>J</sub> )	150°C
Lead Temperature (T <sub>L</sub> );	
(Soldering, 10 seconds)	260°C
Power Dissipation (P <sub>D</sub> ) @ +85°C	
SOT23-5	200 mW
SC70-5	150 mW

#### Recommended Operating Conditions (Note 2)

Supply Voltage ( $V_{CC}$ ) 2.0V to 6.0V Input Voltage (VIN) 0V to  $\mathrm{V}_{\mathrm{CC}}$ 0V to  $\mathrm{V}_{\mathrm{CC}}$ Output Voltage (V<sub>OUT</sub>)  $-40^{\circ}C$  to  $+85^{\circ}C$ Operating Temperature (T<sub>A</sub>) Input Rise and Fall Time ( $t_r$ ,  $t_f$ )  $V_{CC} @ 2.0V$ 0 to 1000 ns V<sub>CC</sub> @ 3.0V 0 to 750 ns V<sub>CC</sub> @ 4.5V 0 to 500 ns V<sub>CC</sub> @ 6.0V 0 to 400 ns Thermal Resistance  $(\theta_{JA})$ SOT23-5 300°C/W SC70-5 425°C/W

Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation of circuits outside databook specifications.

Note 2: Unused inputs must be held HIGH or LOW. They may not float.

# **DC Electrical Characteristics**


Symbol	Parameter	V <sub>cc</sub>	$T_A = +25^{\circ}C$		$T_A = -40^{\circ}C$ to $+85^{\circ}C$		Units	Conditions	
Symbol	Faialleter	(V)	Min	Тур	Max	Min	Max	Units	Conditions
V <sub>IH</sub>	HIGH Level Input Voltage	2.0	1.50			1.50		V	
		3.0-6.0	0.7 V <sub>CC</sub>			0.7 V <sub>CC</sub>		v	
VIL	LOW Level Input Voltage	2.0			0.50		0.50	V	
		3.0-6.0			0.3 V <sub>CC</sub>		0.3 V <sub>CC</sub>	v	
V <sub>ОН</sub>	HIGH Level Output Voltage	2.0	1.90	2.0		1.90			
		3.0	2.90	3.0		2.90		v	$I_{OH} = -20 \ \mu A$ $V_{IN} = V_{IH}, \ V_{IL}$
		4.5	4.40	4.5		4.40		v	$V_{IN} = V_{IH}, \ V_{IL}$
		6.0	5.90	6.0		5.90			
									$V_{IN} = V_{IH}, V_{IL}$
		3.0	2.68	2.85		2.63		v	$I_{OH} = -1.3 \text{ mA}$
		4.5	4.18	4.35		4.13		v	$I_{OH} = -2 \text{ mA}$
		6.0	5.68	5.85		5.63			$I_{OH} = -2.6 \text{ mA}$
V <sub>OL</sub>	LOW Level Output Voltage	2.0		0.0	0.10		0.10		
		3.0		0.0	0.10		0.10	V	$I_{OL} = 20 \ \mu A$ $V_{IN} = V_{IH} \text{ or } V_{IL}$
		4.5		0.0	0.10		0.10	v	$V_{IN} = V_{IH} \text{ or } V_{IL}$
		6.0		0.0	0.10		0.10		
									$V_{IN} = V_{IH} \text{ or } V_{IL}$
		3.0		0.1	0.26		0.33	V	I <sub>OL</sub> = 1.3 mA
		4.5		0.1	0.26		0.33	v	$I_{OL} = 2 \text{ mA}$
		6.0		0.1	0.26		0.33		$I_{OL} = 2.6 \text{ mA}$
I <sub>IN</sub>	Input Leakage Current	6.0			±0.1		±1.0	μΑ	$V_{IN} = V_{CC}, GND$
cc	Quiescent Supply Current	6.0			1.0		10.0	μΑ	$V_{IN} = V_{CC}, GND$

Symbol	Parameter	$V_{CC}$ $T_A = +25^{\circ}C$			$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		Units	Conditions	Figure	
		(V)	Min	Тур	Max	Min	Max	Units	Conditions	Number
t <sub>PLH</sub> ,	Propagation Delay	5.0		4.5	17			ns	$C_L = 15 \text{ pF}$	
t <sub>PHL</sub>		2.0		22	100		125			1
		3.0		12	27		35		C <sub>L</sub> = 50 pF	Figures 1, 3
		4.5		8.5	20		25	ns		
		6.0		7	17		21			
t <sub>TLH</sub> ,	Output Transition Time	5.0		3	8			ns	$C_L = 15 \text{ pF}$	
t <sub>THL</sub>		2.0		25	125		155			1_
		3.0		16	35		45		0 50 5	Figures 1, 3
		4.5		11	25		31	ns	C <sub>L</sub> = 50 pF	1, 0
		6.0		9	21		26			
CIN	Input Capacitance	Open		2	10		10	pF		
C <sub>PD</sub>	Power Dissipation Capacitance	5.0		8		1		pF	(Note 3)	Figure 2

NC7S86


Note 3:  $C_{PD}$  is defined as the value of the internal equivalent capacitance which is derived from dynamic operating current consumption (I<sub>CCD</sub>) at no output loading and operating at 50% duty cycle. (See Figure 2.)  $C_{PD}$  is related to I<sub>CCD</sub> dynamic operating current by the expression: I<sub>CCD</sub> = ( $C_{PD}$ )(V<sub>CC</sub>)( $f_{IN}$ ) + (I<sub>CC</sub>static).

# AC Loading and Waveforms



 $C_L$  includes load and stray capacitance Input PRR = 1.0 MHz;  $t_w$  = 500 ns

#### FIGURE 1. AC Test Circuit



Input = AC Waveform; PRR = variable; Duty Cycle = 50% FIGURE 2. I<sub>CCD</sub> Test Circuit




FIGURE 3. AC Waveforms





# **Tape and Reel Specification**

TAPE FORMAT for SC70 and SOT23

TAPE FORMAT for 5	APE FORMAL for SC/0 and SO123									
Package	Таре	Number	Cavity	Cover Tape						
Designator	Section	Cavities	Status	Status						
	Leader (Start End)	125 (typ)	Empty	Sealed						
M5X, P5X	Carrier	3000	Filled	Sealed						
	Trailer (Hub End)	75 (typ)	Empty	Sealed						

#### TAPE DIMENSIONS inches (millimeters)





SECTION A-A

Á	TT
P	R 1.181 MIN. [30]
<u> </u>	

BEND RADIUS NOT TO SCALE

Package	Tape Size	DIM A	DIM B	DIM F	DIM K <sub>o</sub>	DIM P1	DIM W
SC70-5	9 mm	0.093	0.096	0.138 ±0.004	0.053 ±0.004	0.157	0.315 ±0.004
	8 mm	(2.35)	(2.45)	(3.5 ±0.10)	(1.35 ±0.10)	(4)	(8 ±0.1)
SOT23-5 8 mm	0.130	0.130	0.138 ±0.002	0.055 ±0.004	0.157	0.315 ±0.012	
	0 11111	(3.3)	(3.3)	(3.5 ±0.05)	(1.4 ±0.11)	(4)	(8 ±0.3)

