

Is Now Part of



ON Semiconductor®

To learn more about ON Semiconductor, please visit our website at www.onsemi.com

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any EDA Class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, emplo



NC7SP74

TinyLogic® ULP D-Type Flip-Flop with Preset and Clear

General Description

The NC7SP74 is a single D-type CMOS Flip-Flop with preset and clear from Fairchild's Ultra Low Power (ULP) Series of TinyLogic®. Ideal for applications where battery life is critical, this product is designed for ultra low power consumption within the V_{CC} operating range of 0.9V to 3.6V

The internal circuit is composed of a minimum of inverter stages including the output buffer, to enable ultra low static and dynamic power.

The NC7SP74, for lower drive requirements, is uniquely designed for optimized power and speed, and is fabricated with an advanced CMOS technology to achieve best in class speed operation while maintaining extremely low CMOS power dissipation.

The signal level applied to the D input is transferred to the Q output during the positive going transition of the CLK pulse.

Features

- Space saving US8 surface mount package
- MicroPak™ Pb-Free leadless package
- 0.9V to 3.6V V_{CC} supply operation
- 3.6V overvoltage tolerant I/Os at V_{CC} from 0.9V to 3.6V
- t_{pr}

3.0 ns typ for 3.0V to 3.6V $\rm V_{CC}$

4.0 ns typ for 2.3V to 2.7V V_{CC}

5.0 ns typ for 1.65V to 1.95V V_{CC}

6.0 ns typ for 1.40V to 1.60V V_{CC}

9.0 ns typ for 1.10V to 1.30V $\ensuremath{V_{CC}}$

24.0 ns typ for 0.90V $\rm V_{CC}$

- Power-Off high impedance inputs and outputs
- Static Drive (I_{OH}/I_{OL})

 ± 2.6 mA @ 3.00V V_{CC}

 ± 2.1 mA @ 2.30V V_{CC}

±1.5 mA @ 1.65V V_{CC} ±1.0 mA @ 1.40V V_{CC}

±0.5 mA @ 1.10V V_{CC}

±20 μA @ 0.9V V_{CC}


- Uses patented Quiet Series[™] noise/EMI reduction circuitry
- Ultra low dynamic power

Ordering Code:

Order Number	Package Number	Product Code Top Mark	Package Description	Supplied As
NC7SP74K8X	MAB08A	P74	8-Lead US8, JEDEC MO-187, Variation CA 3.1mm Wide	3k Units on Tape and Reel
NC7SP74L8X	MAC08A	X9	Pb-Free 8-Lead MicroPak, 1.6 mm Wide	5k Units on Tape and Reel

Pb-Free package per JEDEC J-STD-020B.

Battery Life vs. V_{CC} Supply Voltage



TinyLogic ULP and ULP-A with up to 50% less power consumption can extend your battery life significantly.

Battery Life = $(V_{battery} *I_{battery} *.9)/(P_{device})/24hrs/day$

Where, $P_{device} = (I_{CC} * V_{CC}) + (C_{PD} + C_L) * V_{CC}^2 * f$

Assumes ideal 3.6V Lithium Ion battery with current rating of 900mAH and derated 90% and device frequency at 10MHz, with C_L = 15 pF load

TinyLogic® is a registered trademark of Fairchild Semiconductor Corporation.

MicroPak™ and Quiet Series™ are trademarks of Fairchild Semiconductor Corporation.

Pin Descriptions

Pin Names	Description
D	Data Input
CK	Clock Pulse Input
CLR	Direct Clear Input
Q, \overline{Q}	Flip-Flop Output
PR	Direct Preset Input

Truth Table

	Inp	uts		Out	puts	Function		
CLR	PR	D	СК	Q	Q	runction		
L	Н	X	X	L	Н	Clear		
Н	L	Х	Х	Н	L	Preset		
L	L	Х	Х	Н	Н	_		
Н	Н	L	1	L	Н	_		
Н	Н	Н	1	Н	L	_		
Н	Н	Х	\downarrow	Q _n	\overline{Q}_n	No Change		

- H = HIGH Logic Level L = LOW Logic Level Q_n = No change in data


- X = Immaterial
 Z = High Impedance
 ↑ = Rising Edge
 ↓ = Falling edge

Logic Symbol




Connection Diagrams

Pin Assignments for US8




Pin One Orientation Diagram



AAA represents Product Code Top Mark - see ordering code

Note: Orientation of Top Mark determines Pin One location. Read the top product code mark left to right, Pin One is the lower left pin (see diagram).

Pad Assignments for MicroPak



±2.6 mA

±2.1 mA

Absolute Maximum Ratings(Note 1)

Recommended Operating Conditions (Note 3)

Supply Voltage (V _{CC})	-0.5V to +4.6V
DC Input Voltage (V _{IN})	-0.5V to $+4.6V$
DC Output Voltage (V _{OUT})	-0.5V to +7.0V
HIGH or LOW State (Note 2)	$-0.5V$ to V_{CC} +0.5V
$V_{CC} = 0V$	-0.5V to 4.6V
DC Input Diode Current (I_{IK}) $V_{IN} < 0V$	±50 mA
DC Output Diode Current (I _{OK})	

DC Output Diode Current (I_{OK}) $V_{OUT} < 0V$ $V_{OUT} > V_{CC}$ -50 mA

DC Output Source/Sink Current (I_{OH}/I_{OL}) DC V_{CC} or Ground Current per

Supply Pin (I_{CC} or Ground) ± 50 mA Storage Temperature Range (T_{STG}) -65° C to $+150^{\circ}$ C

Power Supply 0.9V to 3.6V Input Voltage ($V_{\rm IN}$) 0V to 3.6V Output Voltage ($V_{\rm OUT}$)

HIGH or LOW State $$\rm 0V \ to \ V_{CC}$$ $\rm V_{CC} = 0V$ $\rm 0V \ to \ 3.6V$

Output Current in (I_{OH}/I_{OL}) $V_{CC} = 3.0 \text{V to } 3.6 \text{V}$

 $V_{CC} = 2.3V \text{ to } 2.7V$

 \pm 50 mA

 $\begin{array}{lll} \mbox{V_{CC} = 1.65V to 1.95V$} & \pm 1.5 \mbox{ mA} \\ \mbox{V_{CC} = 1.40V to 1.60V$} & \pm 1.0 \mbox{ mA} \\ \mbox{V_{CC} = 1.10V to 1.30V$} & \pm 0.5 \mbox{ mA} \end{array}$

 $V_{CC} = 0.9V \\$ Free Air Operating Temperature (T_A) $-40^{\circ}C \; \; to \; +85^{\circ}C$

Minimum Input Edge Rate (Δt/ΔV)

 $V_{IN} = 0.8V$ to 2.0V, $V_{CC} = 3.0V$ 10 ns/V

Note 1: Absolute Maximum Ratings: are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 2: I_O Absolute Maximum rating must be observed.

Note 3: Unused inputs must be held HIGH or LOW. They may not float.

DC Electrical Characteristics

Symbol	Parameter	V _{CC}	T _A = -	+25°C	T _A = -40°0	C to +85°C	Units	Conditions
Symbol	Farameter	(V)	Min	Max	Min	Max	Oilles	Conditions
V _{IH}	HIGH Level	0.90	0.65 x V _{CC}		0.65 x V _{CC}			
	Input Voltage	$1.10 \le V_{CC} \le 1.30$	0.65 x V _{CC}		0.65 x V _{CC}			
		$1.40 \le V_{CC} \le 1.60$	0.65 x V _{CC}		0.65 x V _{CC}		V	
		$1.65 \le V_{CC} \le 1.95$	0.65 x V _{CC}		0.65 x V _{CC}		V	
		$2.30 \leq V_{CC} \leq 2.70$	1.6		1.6			
		$3.00 \leq V_{CC} \leq 3.60$	2.1		2.1			
V _{IL}	LOW Level	0.90		0.35 x V _{CC}		0.35 x V _{CC}		
	Input Voltage	$1.10 \le V_{CC} \le 1.30$		$0.35 \times V_{\rm CC}$		$0.35 \times V_{\rm CC}$		
		$1.40 \le V_{CC} \le 1.60$		$0.35 \times V_{\rm CC}$		$0.35 \times V_{\rm CC}$	V	
		$1.65 \le V_{CC} \le 1.95$		$0.35 \times V_{\rm CC}$		$0.35 \times V_{\rm CC}$	v	
		$2.30 \leq V_{CC} \leq 2.70$		0.7		0.7		
		$3.00 \leq V_{CC} \leq 3.60$		0.9		0.9		
V _{OH}	HIGH Level	0.90	V _{CC} - 0.1		V _{CC} - 0.1			
	Output Voltage	$1.10 \le V_{CC} \le 1.30$	V _{CC} - 0.1		V _{CC} - 0.1			
		$1.40 \le V_{CC} \le 1.60$	V _{CC} - 0.1		V _{CC} - 0.1			I _{OH} = -20 μA
		$1.65 \le V_{CC} \le 1.95$	V _{CC} - 0.1		V _{CC} - 0.1			ΙΟΗ = -20 μΑ
		$2.30 \leq V_{CC} \leq 2.70$	V _{CC} - 0.1		V _{CC} - 0.1			
		$3.00 \leq V_{CC} \leq 3.60$	V _{CC} - 0.1		V _{CC} - 0.1		V	
		$1.10 \le V_{CC} \le 1.30$	0.75 x V _{CC}		0.70 x V _{CC}			$I_{OH} = -0.5 \text{ mA}$
		$1.40 \le V_{CC} \le 1.60$	1.07		0.99			I _{OH} = -1.0 mA
		$1.65 \le V_{CC} \le 1.95$	1.24		1.22			I _{OH} = -1.5 mA
		$2.30 \le V_{CC} \le 2.70$	1.95		1.87			I _{OH} = -2.1 mA
		$3.00 \le V_{CC} \le 3.60$	2.61		2.55			I _{OH} = -2.6 mA
								l

DC Electrical Characteristics (Continued)

Symbol	Parameter	V _{cc}	T _A =	+25°C	T _A = -40°	°C to +85°C	Units	Conditions
Syllibol	rarameter	(V)	Min	Max	Min	Max	Ullits	Conditions
V _{OL}	LOW Level	0.90		0.1		0.1		
	Output Voltage	$1.10 \le V_{CC} \le 1.30$		0.1		0.1		
		$1.40 \le V_{CC} \le 1.60$		0.1		0.1		I - 20 A
		$1.65 \leq V_{CC} \leq 1.95$		0.1		0.1		$I_{OL} = 20 \mu\text{A}$
		$2.30 \leq V_{CC} \leq 2.70$		0.1		0.1		
		$3.00 \leq V_{CC} \leq 3.60$		0.1		0.1	V	
		$1.10 \le V_{CC} \le 1.30$		0.30 x V _{CC}		0.30 x V _{CC}		$I_{OL} = 0.5 \text{ mA}$
		$1.40 \le V_{CC} \le 1.60$		0.31		0.37		I _{OL} = 1.0 mA
		$1.65 \le V_{CC} \le 1.95$		0.31		0.35		I _{OL} = 1.5 mA
		$2.30 \le V_{CC} \le 2.70$		0.31		0.33		I _{OL} = 2.1 mA
		$3.00 \le V_{CC} \le 3.60$		0.31		0.33		I _{OL} = 2.6 mA
I _{IN}	Input Leakage Current	0.90 to 3.60		±0.1		±0.5	μΑ	$0 \le V_1 \le 3.6V$
I _{OFF}	Power Off Leakage Current	0		0.5		0.5	μΑ	$0 \le (V_I, V_O) \le 3.6V$
I _{CC}	Quiescent Supply Current	0.90 to 3.60		0.9		0.9	μΑ	$V_I = V_{CC}$ or GND

Symbol	Parameter	V _{CC}	$T_{A} = +25^{\circ}C \qquad T_{A} = -40^{\circ}C$		$T_A = +25^{\circ}C$ $T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		Units	Conditions	Figure			
Syllibol	Farameter	(V)	Min	Тур	Max	Min	Max	Ullits	Conditions	Numbe		
f _{MAX}	Maximum Clock	0.90		40.0								
	Frequency	$1.10 \le V_{CC} \le 1.30$	50			50						
		$1.40 \le V_{CC} \le 1.60$	75			75		MHz	$C_{L} = 10 \text{ pF}$	Figures		
		$1.65 \le V_{CC} \le 1.95$	100			100		IVIHZ	$R_D = 1 M\Omega$	1, 5		
		$2.30 \le V_{CC} \le 2.70$	125			125						
		$3.00 \le V_{CC} \le 3.60$	150			150						
t _{PLH}	Propagation Delay	0.90		24.0								
t _{PHL}	CK to Q, \overline{Q}	1.10 ≤ V _{CC} ≤ 1.30	4.0	15.0	22.0	3.5	31.0					
		1.40 ≤ V _{CC} ≤ 1.60	2.0	9.0	13.0	1.5	14.0		C _L = 10 pF	Figures		
		1.65 ≤ V _{CC} ≤ 1.95	1.5	7.0	11.0	1.0	13.0	ns	$R_D = 1 M\Omega$	1, 3		
		2.30 ≤ V _{CC} ≤ 2.70	1.0	5.0	8.0	0.8	9.0					
		3.00 ≤ V _{CC} ≤ 3.60	1.0	4.0	7.0	0.5	8.0					
t _{PLH}	Propagation Delay	0.90		6.5								
t _{PHL}	CLR, PR, to Q, Q	1.10 ≤ V _{CC} ≤ 1.30	4.0	12.0	23.0	4.0	34.0					
		1.40 ≤ V _{CC} ≤ 1.60	2.0	9.0	12.0	2.0	14.0		C _L = 10 pF	Figures		
		1.65 ≤ V _{CC} ≤ 1.95	1.5	7.0	11.0	1.5	13.0	ns	$R_D = 1 M\Omega$	1, 3		
		2.30 ≤ V _{CC} ≤ 2.70	1.0	5.0	9.0	1.0	9.0					
		3.00 ≤ V _{CC} ≤ 3.60	1.0	4.0	7.0	1.0	8.0					
t _S	Setup Time,	0.90		10.0								
Ü	CK to D	1.10 ≤ V _{CC} ≤ 1.30	7.0			7.0						
		1.40 ≤ V _{CC} ≤ 1.60	3.0			3.0			C _L = 10 pF	Figures		
		1.65 ≤ V _{CC} ≤ 1.95	2.0			2.0		ns	$R_D = 1 M\Omega$	1, 4		
		2.30 ≤ V _{CC} ≤ 2.70	1.5			1.5						
		3.00 ≤ V _{CC} ≤ 3.60	1.0			1.0						
t _H	Hold Time,	0.90		1.0								
**	CK to D	1.10 ≤ V _{CC} ≤ 1.30	0.5			0.5						
		1.40 ≤ V _{CC} ≤ 1.60	0.5			0.5			C _L = 10 pF	Figures		
		1.65 ≤ V _{CC} ≤ 1.95	0.5			0.5		ns	$R_D = 1 M\Omega$	1, 4		
		2.30 ≤ V _{CC} ≤ 2.70	0.5			0.5			6			
		3.00 ≤ V _{CC} ≤ 3.60	0.5			0.5						
t _W	Pulse Width,	0.90		5.0								
-vv	CK, PR, CLR	1.10 ≤ V _{CC} ≤ 1.30	5.0			5.0						
		1.40 ≤ V _{CC} ≤ 1.60	3.0			3.0			C _L = 10 pF	Figures		
		1.65 ≤ V _{CC} ≤ 1.95	2.5			2.5		ns	$R_D = 1 M\Omega$	1, 5		
		2.30 ≤ V _{CC} ≤ 2.70	2.5			2.5						
		3.00 ≤ V _{CC} ≤ 3.60	2.0			2.0						
t _{REC}	Recover Time	0.90		12.0								
REG	CLR, PR to CK	1.10 ≤ V _{CC} ≤ 1.30	8.5			8.5						
		1.40 ≤ V _{CC} ≤ 1.60	3.5			3.5			C _L = 10 pF	Figures		
		1.65 ≤ V _{CC} ≤ 1.95	3.0			3.0		ns	$R_D = 1 M\Omega$	Figures 1, 4		
		$2.30 \le V_{CC} \le 1.33$	2.5			2.5			U . 14122			
		$3.00 \le V_{CC} \le 2.70$ $3.00 \le V_{CC} \le 3.60$	2.0			2.0				1		

AC Electrical Characteristics (15pF, $1M\Omega$) T_A = +25°C $T_A = -40^{\circ}C$ to $+85^{\circ}C$ v_{cc} Figure Symbol Parameter Units Conditions Number Min Max (V) Max Тур Maximum Clock 0.90 f_{MAX} Frequency 1.10 ≤ V_{CC} ≤ 1.30 150 Figures 1, 5 $1.40 \leq V_{CC} \leq 1.60$ 75 200 $C_L = 15 pF$ MHz $1.65 \leq V_{CC} \leq 1.95$ 100 250 $R_D=1\ M\Omega$ $2.30 \leq V_{CC} \leq 2.70$ 125 175 $3.00 \leq V_{CC} \leq 3.60$ 150 200 Propagation Delay 0.90 27.0 t_{PLH} $1.10 \le V_{CC} \le 1.30$ t_{PHL} CK to Q, Q 5.0 16.0 23.0 4.5 34 0 $1.40 \leq V_{CC} \leq 1.60$ $C_L = 15 pF$ 3.0 10.0 2.5 16.0 14.0 Figures $1.65 \le V_{CC} \le 1.95$ 2.0 7.0 11.0 2.0 13.0 $R_D = 1 \ M\Omega$ $2.30 \le V_{CC} \le 2.70$ 1.5 $3.00 \le V_{CC} \le 3.60$ 1.0 4.0 7.0 0.5 8.0 Propagation Delay 0.90 t_{PLH} 27.0 CLR, PR, to Q, Q t_{PHL} $1.10 \leq V_{CC} \leq 1.30$ 5.0 15.0 24.0 5.0 37.0 $1.40 \leq V_{CC} \leq 1.60$ 10.0 13.0 3.0 16.0 $C_L = 15 \text{ pF}$ 3.0 Figures $1.65 \le V_{CC} \le 1.95$ 2.0 13.0 $R_D = 1 M\Omega$ $2.30 \leq V_{CC} \leq 2.70$ 1.5 5.0 9.0 1.5 9.0 $3.00 \leq V_{CC} \leq 3.60$ 1.0 4.0 1.0 8.0 7.0 0.90 Setup Time, $t_{\rm S}$ $1.10 \le V_{CC} \le 1.30$ 7.0 7.0 $1.40 \le V_{CC} \le 1.60$ 3.0 $C_L = 15 pF$ Figures 1, 4 $1.65 \leq V_{CC} \leq 1.95$ 2.0 2.0 $R_D=1\ M\Omega$ $2.30 \leq V_{CC} \leq 2.70$ 1.5 1.5 $3.00 \leq V_{CC} \leq 3.60$ 1.0 1.0 0.90 t_{H} CK to D $1.10 \le V_{CC} \le 1.30$ 0.5 $1.40 \leq V_{CC} \leq 1.60$ 0.5 0.5 $C_L = 15 pF$ Figures 1, 4 $1.65 \leq V_{CC} \leq 1.95$ 0.5 0.5 $R_D = 1 M\Omega$ $2.30 \leq V_{CC} \leq 2.70$ 0.5 0.5 $3.00 \leq V_{CC} \leq 3.60$ 0.5 t_W Pulse Width, 0.90 5.0 CK, PR, CLR $1.10 \leq V_{CC} \leq 1.30$ 5.0 5.0 $1.40 \leq V_{CC} \leq 1.60$ 3.0 3.0 $C_L = 15 pF$ Figures $1.65 \leq V_{CC} \leq 1.95$ 2.5 2.5 $R_D=1\ M\Omega$ $2.30 \leq V_{CC} \leq 2.70$ 2.5 $3.00 \le V_{CC} \le 3.60$ 2.0 Recover Time 0.90 12.0 t_{REC} CLR, PR to CK $1.10 \le V_{CC} \le 1.30$ 8.5 8.5 C_L = 15 pF $1.40 \le V_{CC} \le 1.60$ 3.5 3.5 Figures 1, 4 $1.65 \leq V_{CC} \leq 1.95$ 3.0 3.0 $R_D = 1 M\Omega$ $2.30 \leq V_{CC} \leq 2.70$ 2.5 2.5 $3.00 \leq V_{CC} \leq 3.60$ 2.0 2.0

Symbol	Parameter	V _{CC}		$T_A = +25^{\circ}C$	$= +25^{\circ}C$ $T_{A} = -40^{\circ}C \text{ to } +85^{\circ}C$		= -40°C to +85°C		Units Conditions	
Syllibol	Farameter	(V)	Min	Тур	Max	Min	Max	Ullits	Conditions	Numbe
f _{MAX}	Maximum Clock	0.90		40.0						
	Frequency	$1.10 \le V_{CC} \le 1.30$	50			150				
		$1.40 \le V_{CC} \le 1.60$	75			200		MHz	$C_L = 30 pF$	Figures
		$1.65 \leq V_{CC} \leq 1.95$	100			250		IVITIZ	$R_D=1\ M\Omega$	1, 5
		$2.30 \leq V_{CC} \leq 2.70$	125			175				
		$3.00 \leq V_{CC} \leq 3.60$	150			200				
t _{PLH}	Propagation Delay	0.90		34.0						
t _{PHL}	CK to Q, Q	$1.10 \le V_{CC} \le 1.30$	6.0	18.0	27.0	5.0	43.0			
		$1.40 \le V_{CC} \le 1.60$	4.0	11.0	17.0	3.0	18.0		$C_L = 30 pF$	Figures
		$1.65 \le V_{CC} \le 1.95$	2.0	8.0	13.0	2.0	15.0	ns	$R_D = 1 M\Omega$	1, 3
		$2.30 \le V_{CC} \le 2.70$	1.0	6.0	10.0	1.0	11.0			
		$3.00 \le V_{CC} \le 3.60$	0.8	5.0	8.0	0.5	10.0			
t _{PLH}	Propagation Delay	0.90		34.0						
t _{PHL}	$\overline{\text{CLR}}$, $\overline{\text{PR}}$, to Q, $\overline{\text{Q}}$	1.10 ≤ V _{CC} ≤ 1.30	6.0	17.0	28.0	5.5	46.0			
		1.40 ≤ V _{CC} ≤ 1.60	4.0	11.0	16.0	3.5	18.0		$C_{L} = 30 \text{ pF}$	Figures
		1.65 ≤ V _{CC} ≤ 1.95	2.0	8.0	13.0	2.5	15.0	ns	$R_D = 1 M\Omega$	1, 3
		2.30 ≤ V _{CC} ≤ 2.70	1.0	6.0	9.0	1.5	11.0			
		3.00 ≤ V _{CC} ≤ 3.60	0.8	5.0	8.0	1.0	10.0			
t _S	Setup Time,	0.90		10.0						
Ü	CK to D	1.10 ≤ V _{CC} ≤ 1.30	7.0			7.0				
		1.40 ≤ V _{CC} ≤ 1.60	3.0			3.0			C _L = 30 pF	Figures
		1.65 ≤ V _{CC} ≤ 1.95	2.0			2.0		ns	$R_D = 1 M\Omega$	1, 4
		2.30 ≤ V _{CC} ≤ 2.70	1.5			1.5				
		3.00 ≤ V _{CC} ≤ 3.60	1.0			1.0				
t _H	Hold Time,	0.90		1.0						
	CK to D	1.10 ≤ V _{CC} ≤ 1.30	0.5			0.5				
		1.40 ≤ V _{CC} ≤ 1.60	0.5			0.5			$C_{L} = 30 \text{ pF}$	Figures
		1.65 ≤ V _{CC} ≤ 1.95	0.5			0.5		ns	$R_D = 1 M\Omega$	1, 4
		2.30 ≤ V _{CC} ≤ 2.70	0.5			0.5			_	
		3.00 ≤ V _{CC} ≤ 3.60	0.5			0.5				
t _W	Pulse Width,	0.90		5.0						
	CK, PR, CLR	1.10 ≤ V _{CC} ≤ 1.30	5.0			4.0				
		1.40 ≤ V _{CC} ≤ 1.60	3.0			3.0			$C_{L} = 30 \text{ pF}$	Figures
		1.65 ≤ V _{CC} ≤ 1.95	2.5			2.0		ns	$R_D = 1 M\Omega$	1, 5
		2.30 ≤ V _{CC} ≤ 2.70	2.5			3.0				
		3.00 ≤ V _{CC} ≤ 3.60	2.0			2.0				
t _{REC}	Recover Time	0.90		12.0		†				
	CLR, PR to CK	1.10 ≤ V _{CC} ≤ 1.30	8.5			8.5				
		1.40 ≤ V _{CC} ≤ 1.60	3.5			3.5			C _L = 30 pF	Figures
		1.65 ≤ V _{CC} ≤ 1.95	3.0			3.0		ns	$R_D = 1 M\Omega$	1, 4
		2.30 ≤ V _{CC} ≤ 2.70	2.5			2.5				
		3.00 ≤ V _{CC} ≤ 3.60	2.0			2.0				

Capacitance

Symbol	Parameter	Тур	Max	Units	Conditions	Figure Number
C _{IN}	Input Capacitance	2.0		pF	V _{CC} = 0V	
C _{OUT}	Output Capacitance	4.0		pF	V _{CC} = 0V	
C _{PD}	Power Dissipation Capacitance	8.0		I DE	$V_I = 0V \text{ or } V_{CC}$ f = 10 MHz	Figure 2


AC Loading and Waveforms Q Output CP Input = AC Waveform; $t_r = t_f = 2.5 \text{ ns}$; C_L includes load and stray capacitance CP Input PRR = 10 MHz; Duty Cycle = 50% Input PRR = 1.0 MHz; $t_w = 500 \text{ ns}$ D Input PRR = 5MHz; Duty Cycle = 50% FIGURE 1. AC Test Circuit FIGURE 2. I_{CCD} Test Circuit t_{Γ} = 2.5ns · V_{CC} CP Input GND 90% D Input GND V_{OH} Q Output V_{OL} FIGURE 3. AC Waveforms V_{CC} V_{CC} CK Input 50% CKInput 50% 10% GND GND ts V_{CC} Data Input Data Input - GND • GND FIGURE 4. AC Waveforms FIGURE 5. AC Waveforms

Tape and Reel Specification

TAPE FORMAT for US8

Package	Tape	Number	Cavity	Cover Tape	
Designator	Section	Cavities	Status	Status	
	Leader (Start End)	125 (typ)	Empty	Sealed	
K8X	Carrier	3000	Filled	Sealed	
	Trailer (Hub End)	75 (typ)	Empty	Sealed	


TAPE DIMENSIONS inches (millimeters)



TAPE FORMAT for MicroPak

Package	Tape	Number	Cavity	Cover Tape
Designator	Section	Cavities	Status	Status
	Leader (Start End)	125 (typ)	Empty	Sealed
L8X	Carrier	3000	Filled	Sealed
	Trailer (Hub End)	75 (typ)	Empty	Sealed


TAPE DIMENSIONS inches (millimeters)




Tape and Reel Specification (Continued) REEL DIMENSIONS inches (millimeters) TAPE SLOT DETAIL X SCALE: 3X DETAIL X Tape Size В С D N W1 W2 W3 7.0 0.059 0.512 0.795 2.165 0.331 + 0.059/-0.000 0.567 W1 + 0.078/-0.039 8 mm (177.8) (1.50) (13.00) (20.20) (55.00) (8.40 + 1.50/-0.00) (W1 + 2.00/-1.00)


(14.40)


Physical Dimensions inches (millimeters) unless otherwise noted






LAND PATTERN RECOMMENDATION







NOTES:


- CONFORMS TO JEDEC REGISTRATION MO-187
 B. DIMENSIONS ARE IN MILLIMETERS.
 C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS.
 D. DIMENSIONS AND TOLERANCES PER ANSI Y14.5M, 1982.

DETAIL A

MAB08AREVC

8-Lead US8, JEDEC MO-187, Variation CA 3.1mm Wide Package Number MAB08A

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



Notes:

- 1. PACKAGE CONFORMS TO JEDEC MO-255 VARIATION UAAD
- 2. DIMENSIONS ARE IN MILLIMETERS
- 3. DRAWING CONFORMS TO ASME Y.14M-1994

4/PIN 1 FLAG, END OF PACKAGE OFFSET.

MAC08AREVC

Pb-Free 8-Lead MicroPak, 1.6 mm Wide Package Number MAC08A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com