

# Is Now Part of



# ON Semiconductor®

To learn more about ON Semiconductor, please visit our website at <a href="https://www.onsemi.com">www.onsemi.com</a>

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any EDA Class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, emplo



February 1984 Revised May 2005

# MM74HCT245 Octal 3-STATE Transceiver

# **General Description**

The MM74HCT245 3-STATE bi-directional buffer utilizes advanced silicon-gate CMOS technology and is intended for two-way asynchronous communication between data buses. It has high drive current outputs which enable high speed operation even when driving large bus capacitances. This circuit possesses the low power consumption of CMOS circuitry, yet has speeds comparable to low power Schottky TTL circuits.

This device is TTL input compatible and can drive up to 15 LS-TTL loads, and all inputs are protected from damage due to static discharge by diodes to  $V_{\rm CC}$  and ground.

The MM74HCT245 has one active low enable input  $(\overline{G})$ , and a direction control (DIR). When the DIR input is HIGH, data flows from the A inputs to the B outputs. When DIR is LOW, data flows from B to A.

MM74HCT devices are intended to interface between TTL and NMOS components and standard CMOS devices. These parts are also plug-in replacements for LS-TTL devices and can be used to reduce power consumption in existing designs.

#### **Features**

- TTL input compatible
- 3-STATE outputs for connection to system busses
- High output drive current: 6 mA (min)
- High speed: 16 ns typical propagation delay
- Low power: 80 µA (74HCT Series)

# **Ordering Code:**

Order Number	Package Number	Package Description
MM74HCT245WM	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
MM74HCT245SJ	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
MM74HCT245MTC	MTC20	20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
MM74HCT245N	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

# **Connection Diagram**


# 

**Top View** 

# **Truth Table**

Ī	Control		Operation		
	Inputs				
Ī	G DIR		245		
Ī	L	L	B data to A bus		
	L	Н	A data to B bus		
ſ	Н	Х	isolation		

- H = HIGH Leve
- L = LOW Level X = Irrelevant
- DS005366



# **Absolute Maximum Ratings**(Note 1)

(Note 2)

Supply Voltage (V <sub>CC</sub> )	-0.5 to +7.0V
DC Input Voltage (V <sub>IN</sub> )	-1.5 to V <sub>CC</sub> +1.5V
DC Output Voltage (V <sub>OUT</sub> )	$-0.5$ to $V_{CC}$ $+0.5V$
Clamp Diode Current (I <sub>IK</sub> , I <sub>OK</sub> )	±20 mA
DC Output Current,	±35 mA
DC $V_{CC}$ or GND Current, per pin ( $I_{CC}$ )	±70 mA
Storage Temperature Range (T <sub>STG</sub> )	-65°C to +150°C
Power Dissipation (P <sub>D</sub> )	
(Note 3)	600 mW

S.O. Package only

Lead Temperature (T<sub>L</sub>) (Soldering 10 seconds)

(Soldering 10 seconds) 260°C

# **Recommended Operating Conditions**

	Min	Max	Units			
Supply Voltage (V <sub>CC</sub> )	4.5	5.5	V			
DC Input or Output Voltage						
(V <sub>IN</sub> , V <sub>OUT</sub> )	0	$V_{CC}$	V			
Operating Temperature Range (T <sub>A</sub> )	-40	+85	°C			
Input Rise or Fall Times						
$(t_r, t_f)$		500	ns			
Note 1: Absolute Maximum Ratings are those values beyond which dam-						

age to the device may occur.

Note 2: Unless otherwise specified all voltages are referenced to ground.

Note 2: Unless otherwise specified all voltages are referenced to ground.

Note 3: Power Dissipation temperature derating — plastic "N" package: –

12 mW/°C from 65°C to 85°C.

# **DC Electrical Characteristics**

(VCC = 5V  $\pm$  10%, unless otherwise specified.)

Symbol	Parameter	Conditions	$T_A = 25^{\circ}C$		T <sub>A</sub> = -40 to 85°C	T <sub>A</sub> = -55 to 125°C	Units	
			Тур	Typ Guaranteed Limits				
V <sub>IH</sub>	Minimum HIGH Level			2.0	2.0	2.0	V	
	Input Voltage							
V <sub>IL</sub>	Maximum LOW Level			0.8	0.8	0.8	V	
	Input Voltage							
V <sub>OH</sub>	Minimum HIGH Level	$V_{IN} = V_{IH}$ or $V_{IL}$						
	Output Voltage	$ I_{OUT}  = 20 \mu A$	V <sub>CC</sub>	V <sub>CC</sub> - 0.1	V <sub>CC</sub> - 0.1	V <sub>CC</sub> - 0.1	V	
		$ I_{OUT}  = 6.0 \text{ mA}, V_{CC} = 4.5 \text{V}$	4.2	3.98	3.84	3.7	V	
		$ I_{OUT}  = 7.2 \text{ mA}, V_{CC} = 5.5 \text{V}$	5.2	4.98	4.84	4.7	V	
V <sub>OL</sub>	Maximum LOW Level	$V_{IN} = V_{IH}$ or $V_{IL}$						
	Voltage	$ I_{OUT}  = 20 \ \mu A$	0	0.1	0.1	0.1	V	
		$ I_{OUT}  = 6.0 \text{ mA}, V_{CC} = 4.5 \text{V}$	0.2	0.26	0.33	0.4	V	
		$ I_{OUT}  = 7.2 \text{ mA}, V_{CC} = 5.5 \text{V}$	0.2	0.26	0.33	0.4	V	
I <sub>IN</sub>	Maximum Input	$V_{IN} = V_{CC}$ or GND,		±0.1	±1.0	±1.0	μА	
	Current	$V_{IH}$ or $V_{IL}$ , Pin 1 or 19						
l <sub>OZ</sub>	Maximum 3-STATE	V <sub>OUT</sub> = V <sub>CC</sub> or GND		±0.5	±5.0	±10	μА	
	Output Leakage	$\overline{G} = V_{IH}$						
	Current							
I <sub>CC</sub>	Maximum Quiescent	$V_{IN} = V_{CC}$ or GND		8	80	160	μА	
	Supply Current	$I_{OUT} = 0 \mu A$						
		V <sub>IN</sub> = 2.4V or 0.5V (Note 4)	0.6	1.0	1.3	1.5	mA	

500 mW

Note 4: Measured per input. All other inputs at V<sub>CC</sub> or ground.

# **AC Electrical Characteristics**

 $V_{CC} = 5.0V$ ,  $t_r = t_f = 6$  ns,  $T_A = 25$ °C (unless otherwise specified)


Symbol	Parameter	Conditions	Тур	Guaranteed Limit	Units
t <sub>PHL</sub> , t <sub>PLH</sub>	Maximum Output	C <sub>L</sub> = 45 pF	16	20	ns
	Propagation Delay				
t <sub>PZL</sub> , t <sub>PZH</sub>	Maximum Output	C <sub>L</sub> = 45 pF	29	40	ns
	Enable Time	$R_L = 1 k\Omega$			
t <sub>PLZ</sub> , t <sub>PHZ</sub>	Maximum Output	C <sub>L</sub> = 5 pF	20	25	ns
	Disable Time	$R_L = 1 k\Omega$			


# **AC Electrical Characteristics**

 $V_{CC}$  = 5.0V  $\pm$  10%,  $t_{r}$  =  $t_{f}$  = 6 ns (unless otherwise specified)


Symbol	Parameter	Conditions	T <sub>A</sub> =	25°C	T <sub>A</sub> = -40 to 85°C	T <sub>A</sub> = -55 to 125°C	Units
Cymbol		Conditions	Тур		Guaranteed Li	Ointo	
t <sub>PHL</sub> , t <sub>PLH</sub>	Maximum Output	C <sub>L</sub> = 50 pF	17	23	29	34	ns
	Propagation Delay	C <sub>L</sub> = 150 pF	24	30	38	45	ns
t <sub>PZL</sub>	Maximum Output	$R_L = 1 k\Omega$	31	42	53	63	ns
	Enable Time	$C_L = 50 \text{ pF}$					
t <sub>PZH</sub>	Maximum Output	$R_L = 1 k\Omega$	23	33	41	49	ns
	Enable Time	C <sub>L</sub> = 50 pF					
t <sub>PHZ</sub> , t <sub>PLZ</sub>	Maximum Output	$R_L = 1 k\Omega$	21	30	38	45	ns
	Disable Time	C <sub>L</sub> = 50 pF					
t <sub>THL</sub> , t <sub>TLH</sub>	Maximum Output	C <sub>L</sub> = 50 pF	8	12	15	18	ns
	Rise and Fall Time						
C <sub>IN</sub>	Maximum Input		10	15	15	15	pF
	Capacitance						
C <sub>OUT</sub>	Maximum Output/Input		20	25	25	25	pF
	Capacitance						
C <sub>PD</sub>	Power Dissipation	G = V <sub>CC</sub> (Note 5)	7				pF
	Capacitance	$\overline{G} = GND$	100				pF


Note 5:  $C_{PD}$  determines the no load power consumption,  $P_D = C_{PD} \ V_{CC} 2 \ f + I_{CC} V_{CC}$ , and the no load dynamic current consumption,  $I_S = C_{PD} \ V_{CC} \ f + I_{CC}$ .






# Physical Dimensions inches (millimeters) unless otherwise noted (Continued)







0.09-0.20<sup>1</sup>

DIMENSIONS ARE IN MILLIMETERS

#### NOTES:

- A. CONFORMS TO JEDEC REGISTRATION MD-153, VARIATION AC, REF NOTE 6, DATE 7/93.
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLDS FLASH, AND TIE BAR EXTRUSIONS.
- D. DIMENSIONS AND TOLERANCES PER ANSI Y14.5M, 1982.

# - 8-7 - GAGE PLANE - 9-8 - GAGE


DETAIL A

SEE DETAIL A

### MTC20REVD1

20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC20

# Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N20A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com