

Is Now Part of



ON Semiconductor®

To learn more about ON Semiconductor, please visit our website at www.onsemi.com

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any EDA Class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, emplo



August 2011

NC7SZ74 TinyLogic[®] UHS D-Type, Flip-Flop with Preset and Clear

Features

- Ultra-High Speed: t_{PD} 2.6ns (Typical) into 50pF at 5V V_{CC}
- High Output Drive: ±24mA at 3V V_{CC}
- Broad V_{CC} Operating Range: 1.65V to 5.5V
- Power Down High-Impedance Inputs/Outputs
- Over-Voltage Tolerance Inputs Facilitate 5V to 3V Translation
- Proprietary Noise/EMI Reduction Circuitry
- Ultra-Small MicroPak™ Package
- Space-Saving US8 Surface Mount Package

Description

The NC7SZ74 is a single, D-type, CMOS flip-flop with preset and clear from Fairchild's ultra high-speed series of TinyLogic $^{\otimes}$. The device is fabricated with advanced CMOS technology to achieve ultra high speed with high output drive, while maintaining low static power dissipation over a very broad V_{CC} operating range of 1.65V to 5.5V V_{CC} . The inputs and outputs are high impedance when V_{CC} is 0V. Inputs tolerate voltages up to 7V, independent of V_{CC} operating voltage.

The signal level applied to the D input is transferred to the Q output during the positive-going transition of the CLK pulse.

Ordering Information

Part Number	Top Mark	Package	Packing Method
NC7SZ74K8X	SZ74	8-Lead US8, JEDEC MO-187, Variation CA 3.1mm Wide-	3000 Units on Tape & Reel
NC7SZ74L8X	N9	8-Lead MicroPak, 1.6 mm Wide	5000 Units on Tape & Reel

Connection Diagrams





Figure 1. Logic Symbol

Pin Configurations








Figure 3. MicroPak™ (Top Through View)

Pin Definitions

Pin # US8	Pin # MicroPak	Name	Description
1	7	CK	Clock Pulse Input
2	6	D	Data Input
3	5	/Q	Flip-Flop Output
4	4	GND	Ground
5	3	Q	Flip-Flop Output
6	2	2 /CLR Direct Clea	
7	1	/PR	Direct Preset Input
8	8	V _{CC}	Supply Voltage

Function Table

	Inp	uts	Output			Function
/CLR	/PR	D	СК	Q	/Q	Function
L	Н	Х	Х	L	Н	Clear
Н	L	X	Χ	Н	L	Preset
L	L	X	Χ	Н	Н	
Н	Н	L	↑	L	Н	
Н	Н	Н	↑	Н	L	
Н	Н	Х	\downarrow	Q _n	/Q _n	No Change

H = HIGH Logic Level

Qn = No change in data

X = Immaterial

↓= Falling Edge

L = LOW Logic Level

Z = High Impedance

↑ = Rising Edge

Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Par	ameter	Min.	Max.	Unit
V _{CC}	Supply Voltage		-0.5	7.0	V
V_{IN}	DC Input Voltage		-0.5	7.0	V
V _{OUT}	DC Output Voltage		-0.5	7.0	V
I _{IK}	DC Input Diode Current	V _{IN} < 0V		-50	mA
lok	DC Output Diode Current	V _{OUT} < 0V		-50	mA
I _{OUT}	DC Output Source/Sink Curre	DC Output Source/Sink Current			mA
I _{CC} or I _{GND}	DC V _{CC} or Ground Current			±50	mA
T _{STG}	Storage Temperature Range		-65	+150	°C
TJ	Junction Temperature Under E	Bias		+150	°C
TL	Junction Lead Temperature (S	Junction Lead Temperature (Soldering, 10 Seconds)			°C
P_D	Power Dissipation at +85°C		250	mW	
ECD	Human Body Model, JEDEC:J		5000	V	
ESD	Charge Device Model: JEDEC	::JESD22-C101		2000	V

Recommended Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to Absolute Maximum Ratings.

Symbol	Parameter	Conditions	Min.	Max.	Unit	
V	Supply Voltage Operating		1.65	5.50	V	
V_{CC}	Supply Voltage Data Retention		1.50	5.50]	
V _{IN}	Input Voltage		0	5.5	V	
\/	Output Voltage	Active State	0	V _{CC}	V	
V _{OUT}	Output Voltage	3-State	0	5.5		
		V _{CC} =1.8V, 2.5V ± 0.2V	0	20		
t _r , t _f	Input Rise and Fall Times	V_{CC} =3.3V ± 0.3V	0	10	ns/V	
		V _{CC} =5.0V ± 0.5V	0	5		
T _A	Operating Temperature		-40	+85	°C	
0	Thermal Desistance	US8	4.9	250	°CAM	
$\theta_{\sf JA}$	Thermal Resistance	MicroPak™-8		280	°C/W	

Note:

1. Unused inputs must be held HIGH or LOW. They may not float.

DC Electrical Characteristics

		.,	0	T,	₄ =+25°	,C	T _A =-40		
Symbol	Parameter	V _{CC} Conditions	Conditions	Min.	Тур.	Max.	Min.	Max.	Units
.,	HIGH Level Control	1.65 to 1.95		0.75V _{CC}			0.75V _{CC}		
V_{IH}	Input Voltage	2.30 to 5.50		0.70V _{CC}			0.70V _{CC}		V
	LOW Level Control	1.65 to 1.95				0.25V _{CC}		0.25V _{CC}	V
V_{IL}	Input Voltage	2.30 to 5.50				0.30V _{CC}		0.30V _{CC}	V
		1.65		1.55	1.65		1.55		
		2.30	V _{IN} =V _{IH} ,	2.20	2.30		2.20		
		3.00	I _{OH} =-100μA	2.90	3.00		2.90		
		4.50		4.40	4.50		4.40		
V_{OH}	HIGH Level Output Voltage	1.65	I _{OH} =-4mA	1.29	1.52		1.29		V
	Voltage	2.30	I _{OH} =-8mA	1.90	2.15		1.90		
		3.00	I _{OH} =-16mA	2.40	2.80		2.40		
		3.00	I _{OH} =-24mA	2.30	2.68		2.30		
		4.50	I _{OH} =-32mA	3.80	4.20		3.80		
- 7		1.65				0.10		0.10	
	/	2.30	V _{IN} =V _{IH} ,			0.10		0.10	
	7	3.00	I _{OL} =100μA			0.10		0.10	
		4.50				0.10		0.10	
V_{OL}	LOW Level Control Output Voltage	1.65	I _{OL} =4mA		0.80	0.24		0.24	V
	o aipat voitage	2.30	I _{OL} =8mA		0.10	0.30		0.30	
		3.00	I _{OL} =16mA		0.15	0.40		0.40	
		3.00	I _{OL} =24mA		0.22	0.55		0.55	
		4.50	I _{OL} =32mA		0.22	0.55		0.55	
I _{IN}	Input Leakage Current	0 to 5.5	$0 \leq V_{\text{IN}} \leq 5.5 V$			±0.1		±1.0	μΑ
I _{OFF}	Power Off Leakage Current	0	V _{IN} or V _{OUT} =5.5V			1		10	μΑ
I _{CC}	Quiescent Supply Current	1.65 to 5.50	V _{IN} =5.5V, GND			1		10	μΑ

AC Electrical Characteristics

Cumbal	Davamatav		Conditions	Т	_A =+25°	С	T _A =-40	to +85°C	Units	Figures
Symbol	Parameter	V _{cc} Condition	Conditions	Min.	Тур.	Max.	Min.	Max.		Figure
		1.80 ± 0.15		75			75			
	2.50 ± 0.20	C _L =15pF	150			150				
	Maximum Clock	3.30 ± 0.30	$R_D=1M\Omega$ $S_1=Open$ $C_L=50pF$	200			200			Figure 4
f_{MAX}	Frequency	5.00 ± 0.50		250			250			Figure 8
	- 1 - 1	3.30 ± 0.50		175			175			l igaio o
		5.00 ± 0.50	$R_D=500\Omega$, $S_1=Open$	200			200			
		1.80 ± 0.15		2.5	6.5	12.5	2.5	13.0		
		2.50 ± 0.20	C _L =15pF,	1.5	3.8	7.5	1.5	8.0		
		3.30 ± 0.30	$R_D=1M\Omega$	1.0	2.8	6.5	1.0	7.0		F: 4
$t_{\text{PLH}},t_{\text{PHL}}$	Propagation Delay CK to Q, /Q	5.00 ± 0.50	_ S₁=Open	0.8	2.2	4.5	0.8	5.0	ns	Figure 4 Figure 6
	Ortio Q, /Q	3.30 ± 0.30	C _L =50pF	1.0	3.4	7.0	1.0	7.5		i iguie o
		5.00 ± 0.50	$R_D=500\Omega$, $S_1=Open$	1.0	2.6	5.0	1.0	5.5		
		1.80 ± 0.15	31-Open	2.5	6.5	14.0	2.5	14.5		
		2.50 ± 0.20	C _L =15pF,	1.5	3.8	9.0	1.5	9.5		
		3.30 ± 0.30	$R_L=1M\Omega$	1.0	2.8	6.5	1.0	7.0		
t _{PLH} , t _{PHL}	Propagation Delay	5.00 ± 0.50	S₁=Open	0.8	2.0	5.0	0.8	5.5	ns	Figure 4 Figure 6
1 211, 1112	/CLR, /PR to Q, /Q	3.00 ± 0.30 3.30 ± 0.30	C _L =50pF,	1.0	3.4	7.0	1.0	7.5	_	
		5.00± 0.50	R _D =500Ω∋	1.0	2.6	5.0	1.0	5.5		
		1.80 ± 0.15	S ₁ =Open	6.5	2.0	0.0	6.5	0.0		
	2.50 ± 0.20	C _L =15pF,	3.5			3.5		Ì		
		3.30 ± 0.30	R _L =1MΩ		2.0 2.0			Ciavona 4		
ts	Setup Time CK to D	5.00 ± 0.50	51-Open	1.5			1.5		ns	Figure 4 Figure 7
		3.30 ± 0.30	C _L =50pF,	2.0			2.0			i igule /
		5.00± 0.50	R _D =500Ω∋ S₁=Open	1.5			1.5		-	
		1.80 ± 0.15	от орен	0.5			0.5			
		2.50 ± 0.20	C _L =15pF,	0.5			0.5		ł	
		3.30 ± 0.30	$R_L=1M\Omega$	0.5			0.5			
t⊢	Hold Time, CK to D	5.00 ± 0.50	S₁=Open	0.5			0.5		ns	Figure 4 Figure 7
		3.30 ± 0.30	C ₁ =50pF,	0.5			0.5			i iguie i
		5.00± 0.50	R _D =500Ω∋	0.5			0.5			
\rightarrow		1.80 ± 0.15	S₁=Open	6.0			6.0			/
		2.50 ± 0.13	C ₁ =15pF,	4.0			4.0			
		3.30 ± 0.20	$R_L=1M\Omega$	3.0			3.0		37	
t _w	Pulse Width, CK,	5.00 ± 0.50 5.00 ± 0.50	S₁=Open	2.0			2.0		ns	Figure 4
	/PR, /CLR		C =50pF	3.0						Figure 8
		3.30 ± 0.30 5.00± 0.50	$C_L=50pF$, $R_D=500\Omega$	2.0			3.0 2.0			
			S₁=Open							
		1.80 ± 0.15	C _L =15pF,	8.0			8.0			
		2.50 ± 0.20	$R_L=1M\Omega$	4.5			4.5	1		
t _{REC}	Recover Time /CLR,	3.30 ± 0.30	S₁=Open	3.0			3.0	-	ns	Figure 4
KEU		5.00 ± 0.50	0.50.5	3.0			3.0		113	Figure 7
		3.30 ± 0.30	C_L =50pF, R_D =500 Ω 3	3.0			3.0	-	_]	
		5.00 ± 0.50	S ₁ =Open	3.0			3.0			


Continued on the following page...


AC Electrical Characteristics

Symbol	Parameter	V		Parameter V _{CC} Conditions T _A =+25°C		T _A =-40 to +85°C		Units	Figure	
Syllibol	Parameter	V CC	Conditions	Min.	Тур.	Min.	Тур.	Min.	Ullits	rigure
C _{IN}	Input Capacitance	0			3				pF	
C _{OUT}	Output Capacitance	0			4				pF	
	Power Dissipation	3.30			10				, F	
C_{PD}	Capacitance ⁽²⁾	5.00			12				pF	

Note:

2. C_{PD} is defined as the value of the internal equivalent capacitance which is derived from dynamic operating current consumption (I_{CCD}) at no output loading and operating at 50% duty cycle. C_{PD} is related to I_{CCD} dynamic operating current by the expression: I_{CCD}=(C_{PD})(V_{CC})(f_{IN})+(I_{CC}static).





Note:

3. C_L includes load and stray capacitance. Input PRR=1.0MHz t_w =500ns.

Figure 4. AC Test Circuit




Figure 6. AC Waveforms

Notes:

- 4. CP input=AC Waveforms t_r=t_f=2.5ns.
- 5. CP input PRR=10MHz; Duty Cycle=50%.
- 6. D input PRR=5MHz; Duty Cycle=50%.

Figure 5. ICCD Test Circuit




Figure 7. AC Waveforms







Figure 8. AC Waveforms

Physical Dimensions








RECOMMENDED LAND PATTERN

NOTES:

- A. CONFORMS TO JEDEC REGISTRATION MO-187
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS.
- D. DIMENSIONS AND TOLERANCES PER ANSI Y14.5M, 1994.
- E. FILE DRAWING NAME: MKT-MAB08Arev4






Figure 9. 8-Lead US8, JEDEC MO-187, Variation CA 3.1mm Wide

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.


Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: http://www.fairchildsemi.com/packaging/.

Tape and Reel Specifications

Please visit Fairchild Semiconductor's online packaging area for the most recent tape and reel specifications: http://www.fairchildsemi.com/products/analog/pdf/sc70-5 tr.pdf.

Package Designator	Tape Section	Tape Section Cavity Number		Cover Type Status
	Leader (Start End)	125 (Typical)	Empty	Sealed
K8X	Carrier	3000	Filled	Sealed
	Trailer (Hub End)	75 (Typical)	Empty	Sealed

Physical Dimensions



Notes:

- 1. PACKAGE CONFORMS TO JEDEC MO-255 VARIATION UAAD
- 2. DIMENSIONS ARE IN MILLIMETERS
- 3. DRAWING CONFORMS TO ASME Y.14M-1994
- 4/PIN 1 FLAG, END OF PACKAGE OFFSET
- 5. DRAWING FILE NAME: MKT-MAC08AREV4

MAC08AREV4

Figure 10.8-Lead, MicroPak™, 1.6mm Wide

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: http://www.fairchildsemi.com/packaging/.

Tape and Reel Specifications

Please visit Fairchild Semiconductor's online packaging area for the most recent tape and reel specifications: http://www.fairchildsemi.com/products/logic/pdf/micropak_tr.pdf.

Package Designator	Tape Section	Tape Section Cavity Number		Cover Type Status
	Leader (Start End)		Empty	Sealed
L8X	Carrier	5000	Filled	Sealed
	Trailer (Hub End)	75 (Typical)	Empty	Sealed





TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

intended to be an exhaustive lis
2CoolTM
AccuPowerTM
AccuPowerTM
AX-CAPTM*
BitSiC®
Build it NowTM
CorePLUSTM
CorePOWERTM
CROSSVOLTTM

CROSSVOL7™
CTL™
Current Transfer Logic™
DEUX PEED®
Dual Cool™
EcoSPARK®
EfficientMax™

Fairchild[®] Fairchild Semiconductor[®] FACT Quiet Series™ FACT[®]

FACT® FAST® FastvCore™ FETBench™

ESBOTH

®

FlashWriter[®] FPS™ F-PFS™ FRFET®

Global Power ResourcesM Green FPS™ Green FPS™ e-Series™

GmaxTM
GTOTM
IntelliMAXTM
ISOPLANARTM

Making Small Speakers Sound Louder

and Better^{†M}
MegaBuck^{†M}
MICROCOUPLER^{†M}
MicroFET^{†M}
MicroPak^{†M}
MicroPak²

MillerDriveTM
MotionMaxTM
Motion-SPMTM
mWSaverTM
OptoHiTTM
OPTOLOGIC®
OPTOPLANAR®

©
PDP SPM™
Power-SPM™
PowerTrench®
PowerXS™

Programmable Active Droop™

QFET® QS™ Quiet Series™ RapidConfigure™

Saving our world, 1mW/WkW at a time™

SignalWise™ SmartMax™ SMART START™

Solutions for Your Success™

SPM®
STEALTH™
SuperFET®
SuperSOT™-3
SuperSOT™-6
SuperSOT™-8
SupreMOS®
SyncFET™

Sync-Lock™

SYSTEM

GENERAL®*

The Power Franchise®

Franchisa
TinyBoost™
TinyBuck™
TinyColc™
TinyLogic®
TINYOPTO™
TinyPower™
TinyPower™
TinyPWM™
TinyWre™
TranSic®
TriFault Detect™

TRUECURRENT®*

µSerDes™

SerDes

UUC®

UHC®
Ultra FRFET™
UniFET™
VCX™
VisualMax™
XS™

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN, FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN, NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein

- Life support devices or systems are devices or systems which, (a)
 are intended for surgical implant into the body or (b) support or
 sustain life, and (c) whose failure to perform when properly used in
 accordance with instructions for use provided in the labeling, can be
 reasonably expected to result in a significant injury of the user.
- A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.fairchildsemi.com, under Sales Support.

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufacturers of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed applications, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handling and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address any warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition			
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.			
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.			
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.			
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.			

Rev. 156

^{*} Trademarks of System General Corporation, used under license by Fairchild Semiconductor