


Is Now Part of



# **ON Semiconductor**®

To learn more about ON Semiconductor, please visit our website at <u>www.onsemi.com</u>

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor dates sheds, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor dates sheds and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights of others. ON Semiconductor products are not designed, intended, or authorized for use on similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor and its officers, employees, subsidiaries, affliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out or i, directly or indirectly, any lay bed ON Semiconductor and its officers, employees, ween if such claim alleges that ON Semiconductor was negligent regarding the d



© 1999 Fairchild Semiconductor Corporation

FDC6561AN Rev.C

Symbol	Parameter	Conditions		Min	Тур	Max	Units
OFF CHAR	ACTERISTICS	•			•		-
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	$V_{GS} = 0 V, I_{D} = 250 \mu A$		30			V
$\Delta BV_{DSS} / \Delta T_{J}$	Breakdown Voltage Temp. Coefficient	$I_{\rm D}$ = 250 µA, Referenced to 25 °C			23.6		mV/ºC
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	$V_{DS} = 24 V, V_{GS} = 0 V$				1	μA
			T <sub>J</sub> = 55 °C			10	μA
	Gate - Body Leakage, Forward	$V_{GS} = 20 \text{ V}, V_{DS} = 0 \text{ V}$				100	nA
I <sub>GSSR</sub>	Gate - Body Leakage, Reverse	$V_{GS} = -20 \text{ V}, V_{DS} = 0 \text{ V}$				-100	nA
ON CHARA	CTERISTICS (Note 2)						
V <sub>GS(th)</sub>	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = 250 \ \mu A$		1	1.8	3	V
$\Delta V_{GS(th)} / \Delta T_J$	Gate Threshold VoltageTemp.Coefficient	$I_{\rm D}$ = 250 µA, Referenced to 25 °C			-4		mV/ºC
R <sub>DS(ON)</sub>	Static Drain-Source On-Resistance	$V_{GS} = 10 \text{ V}, I_{D} = 2.5 \text{ A}$			0.082	0.095	Ω
			T <sub>J</sub> = 125 °C		0.122	0.152	1
		$V_{GS} = 4.5 \text{ V}, I_{D} = 2.0 \text{ A}$			0.113	0.145	1
I <sub>D(on)</sub>	On-State Drain Current	$V_{GS} = 10 \text{ V}, \text{ V}_{DS} = 5 \text{ V}$		10			Α
9 <sub>FS</sub>	Forward Transconductance	$V_{DS} = 5 V, I_{D} = 2.5 A$			5		S
DYNAMIC C	HARACTERISTICS						
C <sub>iss</sub>	Input Capacitance	$V_{DS} = 15 V, V_{GS} = 0 V,$			220		pF
C <sub>oss</sub>	Output Capacitance	f = 1.0 MHz			50		pF
C <sub>rss</sub>	Reverse Transfer Capacitance				25		pF
SWITCHING	CHARACTERISTICS (Note 2)						
t <sub>D(on)</sub>	Turn - On Delay Time	$V_{DD} = 5 \text{ V}, \text{ I}_{D} = 1 \text{ A},$ $V_{GS} = 10 \text{ V}, \text{ R}_{GEN} = 6 \Omega$			6	12	ns
t,	Turn - On Rise Time				10	18	ns
t <sub>D(off)</sub>	Turn - Off Delay Time				12	22	ns
t,	Turn - Off Fall Time				2	6	ns
Q <sub>g</sub>	Total Gate Charge	$V_{\rm DS} = 15 \text{ V}, \ \text{I}_{\rm D} = 2.5 \text{ A}$			2.3	3.2	nC
Q <sub>gs</sub>	Gate-Source Charge	$V_{GS} = 5 V$			0.7	1	nC
Q <sub>gd</sub>	Gate-Drain Charge				0.9	1.3	nC
DRAIN-SOU	RCE DIODE CHARACTERISTICS				•	•	•
I <sub>s</sub>	Continuous Source Diode Current					0.75	Α
V <sub>SD</sub>	Drain-Source Diode Forward Voltage	$V_{GS} = 0 V, I_{S} = 0.75 A$ (Note 2)			0.78	1.2	V

Notes:

1. R<sub>pJA</sub> is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R<sub>pJC</sub> is guaranteed by design while  $\mathsf{R}_{_{\theta^{CA}}}$  is determined by the user's board design.

2. Pulse Test: Pulse Width  $\leq$  300µs, Duty Cycle  $\leq$  2.0%.




a. 130°C/W on a 0.125 in<sup>2</sup> pad of 2oz copper.




b. 140<sup>o</sup>C/W on a 0.005 in<sup>2</sup> pad of 2oz copper.

C C C/W on a minimum pad.



FDC6561AN Rev.C



## TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx<sup>TM</sup> CoolFET<sup>TM</sup> CROSSVOLT<sup>TM</sup> E<sup>2</sup>CMOS<sup>TM</sup> FACT<sup>TM</sup> FACT Quiet Series<sup>TM</sup> FAST<sup>®</sup> FAST<sup>®</sup> FASTr<sup>TM</sup> GTO<sup>TM</sup> HiSeC<sup>TM</sup> ISOPLANAR<sup>™</sup> MICROWIRE<sup>™</sup> POP<sup>™</sup> PowerTrench<sup>™</sup> QS<sup>™</sup> Quiet Series<sup>™</sup> SuperSOT<sup>™</sup>-3 SuperSOT<sup>™</sup>-6 SuperSOT<sup>™</sup>-8 TinyLogic<sup>™</sup> UHC<sup>™</sup> VCX<sup>™</sup>

## DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user. 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

### **PRODUCT STATUS DEFINITIONS**

Definition of Terms

Datasheet Identification	Product Status	Definition	
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.	
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.	
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.	
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semicondu The datasheet is printed for reference information	