


Is Now Part of



ON Semiconductor®

To learn more about ON Semiconductor, please visit our website at <u>www.onsemi.com</u>

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor dates sheds, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor dates sheds and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights of others. ON Semiconductor products are not designed, intended, or authorized for use on similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor and its officers, employees, subsidiaries, affliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out or i, directly or indirectly, any lange of the applicatio customer's to unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the



MLP 3.3x3.3



Symbol	Parameter		Ratings	Units		
V _{DS}	Drain to Source Voltage			100	V	
V _{GS}	Gate to Source Voltage			±20	V	
	Drain Current -Continuous (Package limited)	T _C = 25 °C		16		
	-Continuous (Silicon limited)	T _C = 25 °C		12	^	
I _D	-Continuous	T _A = 25 °C	(Note 1a)	3.3	Α	
	-Pulsed			15		
E _{AS}	Single Pulse Avalanche Energy (Note 3)		(Note 3)	32	mJ	
D	Power Dissipation	T _C = 25 °C		35	14/	
P _D	Power Dissipation $T_A = 25 \text{ °C}$ (Note 1a)		(Note 1a)	2.3	W	
T _J , T _{STG}	Operating and Storage Junction Temperature Range			-55 to + 150	°C	

Thermal Characteristics

$R_{\theta JC}$	Thermal Resistance, Junction to Case	3.5	°C/W
R_{\thetaJA}	Thermal Resistance, Junction to Ambient (Note 1	a) 53	C/vv

Package Marking and Ordering Information

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
FDMC3612	FDMC3612	Power 33	13"	12 mm	3000 units


FDMC3612 N-Channel PowerTrench[®] MOSFET

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Chara	cteristics					
BV _{DSS}	Drain to Source Breakdown Voltage	I _D = 250 μA, V _{GS} = 0 V	100			V
ΔBV_{DSS} ΔT_J	Breakdown Voltage Temperature Coefficient	$I_D = 250 \ \mu$ A, referenced to 25 °C		109		mV/°C
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} = 80 V, V _{GS} = 0 V			1	μA
I _{GSS}	Gate to Source Leakage Current	$V_{GS} = \pm 20 \text{ V}, \text{ V}_{DS} = 0 \text{ V}$			±100	nA
On Chara	cteristics					
V _{GS(th)}	Gate to Source Threshold Voltage	V _{GS} = V _{DS} , I _D = 250 μA	2.0	2.5	4.0	V
$\Delta V_{GS(th)}$ ΔT_J	Gate to Source Threshold Voltage Temperature Coefficient	$I_D = 250 \ \mu$ A, referenced to 25 °C		-7		mV/°0
		V _{GS} = 10 V, I _D = 3.3 A		92	110	
r _{DS(on)}	Static Drain to Source On Resistance	V _{GS} = 6 V, I _D = 3.0 A		98	122	mΩ
	$V_{GS} = 10 \text{ V}, \text{ I}_{D} = 3.3 \text{ A}, \text{ T}_{J} = 125 \text{ °C}$			177	212	
9 _{FS}	Forward Transconductance	V _{DS} = 10 V, I _D = 3.3 A		13		S
Dynamic C _{iss}	Characteristics			662	880	pF
C _{oss}	Output Capacitance	$V_{DS} = 50 \text{ V}, V_{GS} = 0 \text{ V},$ f = 1 MHz		40	55	pr
C _{rss}	Reverse Transfer Capacitance			23	35	pr
R _g	Gate Resistance			1.3	00	Ω
						1
	J Characteristics			7.4	15	ns
t _r	Rise Time	V _{DD} = 50 V, I _D = 3.3 A,		2.8	10	ns
t _{d(off)}	Turn-Off Delay Time	$V_{GS} = 10 \text{ V}, \text{ R}_{GEN} = 6 \Omega$		19	34	ns
<u>t</u> f	Fall Time			2	10	ns
Q _{g(TOT)}	Total Gate Charge	$V_{GS} = 0 V \text{ to } 10 V$		14.4	21	nC
Q _{g(TOT)}	Total Gate Charge	$V_{GS} = 0 \text{ V to } 10 \text{ V}$ $V_{GS} = 0 \text{ V to } 5 \text{ V}$ $I_D = 3.3 \text{ A}$		7.9	12	nC
Q_{gs}	Total Gate Charge			2.3		nC
Q _{gd}	Gate to Drain "Miller" Charge			3.7		nC
*	-			1		
Jrain-Sol	Irce Diode Characteristics	$V_{GS} = 0 V, I_S = 3.3 A$ (Note 2)		0.88	1.2	
	Course to Drain Diade, Forward Valtage					

	Source to Drain Diode Forward Voltage	$V_{GS} = 0 V, I_{S} = 3.3 A$	(Note 2)	0.88	1.2	V	
V _{SD}	Source to Drain Diode Porward Voltage	$V_{GS} = 0 V, I_{S} = 2 A$	(Note 2)	0.77	1.2	v	
t _{rr}	Reverse Recovery Time	I _F = 3.3 A, di/dt = 100 A/μs		34	55	ns	
Q _{rr}	Reverse Recovery Charge			37	60	nC	

NOTES:

1. $R_{0,L}$ is determined with the device mounted on a 1 in² pad 2 oz copper pad on a 1.5 x 1.5 in. board of FR-4 material. $R_{0,LC}$ is guaranteed by design while $R_{0,CA}$ is determined by the user's board design.




a) 53 °C/W when mounted on a 1 in² pad of 2 oz copper




b) 125 °C/W when mounted on a minimum pad of 2 oz copper


2. Pulse Test: Pulse Width < 300 μ s, Duty cycle < 2.0%.


3. Starting T_J = 25 °C; N-ch: L = 1 mH, I_{AS} = 8 A, V_{DD} = 90 V, V_{GS} = 10 V.














RECOMMENDED LAND PATTERN

NOTES:

- A EXCEPT AS NOTED, PACKAGE CONFORMS TO JEDEC REGISTRATION MO-240 VARIATION BA.
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 2009.
- D. SEATING PLANE IS DEFINED BY TERMINAL TIPS ONLY
- E. BODY DIMENSIONS DO NOT INCLUDE MOLD FLASH PROTRUSIONS NOR GATE BURRS.
- F. FLANGE DIMENSIONS INCLUDE INTERTERMINAL FLASH OR PROTRUSION. INTERTERMINAL FLASH OR PROTRUSION SHALL NOT EXCEED 0.25MM PER SIDE.
- G. IT IS RECOMMENDED TO HAVE NO TRACES OR VIA WITHIN THE KEEP OUT AREA.
- H. DRAWING FILENAME: MKT-MLP08Trev4.
- I. GENERAL RADII FOR ALL CORNERS SHALL BE 0.20MM MAX.





* Trademarks of System General Corporation, used under license by Fairchild Semiconductor.

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. TO OBTAIN THE LATEST, MOST UP-TO-DATE DATASHEET AND PRODUCT INFORMATION, VISIT OUR WEBSITE AT <u>HTTP://WWW.FAIRCHILDSEMI.COM</u>, FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

AUTHORIZED USE

Unless otherwise specified in this data sheet, this product is a standard commercial product and is not intended for use in applications that require extraordinary levels of quality and reliability. This product may not be used in the following applications, unless specifically approved in writing by a Fairchild officer: (1) automotive or other transportation, (2) military/aerospace, (3) any safety critical application – including life critical medical equipment – where the failure of the Fairchild product reasonably would be expected to result in personal injury, death or property damage. Customer's use of this product is subject to agreement of this Authorized Use policy. In the event of an unauthorized use of Fairchild's product, Fairchild accepts no liability in the event of product failure. In other respects, this product shall be subject to Fairchild's Worldwide Terms and Conditions of Sale, unless a separate agreement has been signed by both Parties.

ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.fairchildsemi.com, under Terms of Use

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufacturers of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed applications, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handling and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address any warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

PRODUCT STATUS DEFINITIONS

Definition of Terms					
Datasheet Identification	Product Status	Definition			
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.			
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.			
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.			
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.			

Rev. 177