

Is Now Part of



# **ON Semiconductor**®

To learn more about ON Semiconductor, please visit our website at <u>www.onsemi.com</u>

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor dates sheds, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor dates sheds and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights of others. ON Semiconductor products are not designed, intended, or authorized for use on similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor and its officers, employees, subsidiaries, affliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out or i, directly or indirectly, any lay bed ON Semiconductor and its officers, employees, ween if such claim alleges that ON Semiconductor was negligent regarding the d

July 2016



FDD10AN06A0

N-Channel PowerTrench<sup>®</sup> MOSFET


60V, 50A, 10.5m $\Omega$ 


## Features

- $R_{DS(on)} = 9.4 \text{ m}\Omega \text{ (Typ.)} @ V_{GS} = 10 \text{ V}, I_D = 50 \text{ A}$
- Q<sub>G(tot)</sub> = 28 nC (Typ.) @ V<sub>GS</sub> = 10 V
- Low Miller Charge
- Low Q<sub>rr</sub> Body Diode
- UIS Capability (Single Pulse and Repetitive Pulse)

# Applications

- Consumer Applications
- LED TV
- Synchronous Rectification





**General Description** 

efficiency.

This N-Channel MOSFET has been designed

specifically to improve the overall efficiency of DC/DC

converters using either synchronous or conventional

switching PWM controllers. These MOSFETs feature faster switching and lower gate charge than other

MOSFETs with comparable RDS(ON) specifications.

The result is a MOSFET that is easy and safer to drive (even at very high frequencies), and DC/DC power

supply designs with higher reliability and system

#### MOSFEI Maximum Ratings T<sub>C</sub> = 25°C unless otherwise noted

Symbol	Parameter	Rating	Unit
V <sub>DSS</sub>	Drain to Source Voltage	60	V
V <sub>GS</sub>	Gate to Source Voltage	±20	V
	Drain Current		
۱ <sub>D</sub>	Continuous ( $T_C$ < 115°C, $V_{GS}$ = 10V)	50	A
	Continuous ( $T_{amb}$ = 25°C, $V_{GS}$ = 10V, with $R_{\theta JA}$ = 52°C/W)	11	A
	Pulsed	Figure 4	A
E <sub>AS</sub>	Single Pulse Avalanche Energy (Note 1)	429	mJ
р	Power dissipation	135	W
PD	Derate above 25°C	0.9	W/ºC
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Temperature	-55 to 175	°C

#### **Thermal Characteristics**


$R_{ extsf{ heta}JC}$	Thermal Resistance, Junction to Case, Max.	1.11	°C/W
$R_{ extsf{ heta}JA}$	Thermal Resistance, Junction to Ambient, Max.	100	°C/W
$R_{ extsf{ heta}JA}$	Thermal Resistance Junction to Ambient, 1in <sup>2</sup> copper pad area, Max.	52	°C/W

$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	n G	Tape Width     16mm		el Size	kage R		Device Marking Device			
$\begin{array}{ c c c c c c c } \hline Symbol & Parameter & Test Conditions & Min & Typ & Max \\ \hline Off Characteristics \\ \hline \\ Description 10 Source Breakdown Voltage & I_D = 250 \mu A, V_{GS} = 0V & 60 & - & - & 1 \\ \hline \\ V_{DS} & Zero Gate Voltage Drain Current & V_{DS} = 50V & - & - & 1 \\ \hline \\ V_{CS} & Gate to Source Leakage Current & V_{CS} = 20V & T_C = 150^{\circ}C & - & - & 250 \\ \hline \\ I_{CSS} & Gate to Source Leakage Current & V_{CS} = \pm 20V & - & - & \pm 100 \\ \hline On Characteristics & & & & & & \\ \hline \\ V_{OS}(TH) & Gate to Source Threshold Voltage & V_{OS} = V_{DS}, I_D = 250 \mu A & 2 & - & 4 \\ \hline \\ I_D = 50A, V_{CS} = 10V & - & 0.0094 & 0.0105 \\ \hline \\ I_D = 56A, V_{CS} = 10V & - & 0.015 & 0.027 \\ \hline \\ I_D = 50A, V_{CS} = 10V & - & 0.020 & 0.023 \\ \hline \\ Drain to Source On Resistance & & & & \\ \hline \\ C_{RSS} & Input Capacitance & & & & & \\ \hline \\ C_{RSS} & Reverse Transfer Capacitance & & & & \\ \hline \\ C_{RSS} & Reverse Transfer Capacitance & & & & & \\ \hline \\ C_{RSS} & Reverse Transfer Capacitance & & & & \\ \hline \\ C_{RSS} & Reverse Transfer Capacitance & & & & \\ \hline \\ C_{RSS} & Gate to Source Gate Charge & & & & \\ \hline \\ Q_{gfTOT} & Total Gate Charge at 10V & V_{CS} = 0V to 10V \\ \hline \\ Q_{gg} & Gate to Source Gate Charge & & & & \\ \hline \\ Q_{gg} & Gate to Source Gate Charge & & & & \\ \hline \\ Q_{gg} & Gate to Drain "Miller" Charge & & & \\ \hline \\ C_{N} & Turn-On Time & & & \\ \hline \\ t_{QOM} & Turn-On Delay Time & & & \\ t_{QOFT} & Turn-On Time & & & \\ \hline \\ t_{QOFT} & Turn-On Time & & & \\ \hline \\ t_{QFF} & Turn-Off Time & & \\ \hline \\ Drain-Source Diode Characteristics (V_{CS} = 10V) & & & \\ \hline \\ V_{SD} & Source to Drain Diode Voltage & & \\ \hline \\ V_{SD} & Source to Drain Diode Voltage & & \\ \hline \\ \hline \\ V_{SD} & Source to Drain Diode Voltage & & \\ \hline \\ \hline \\ \hline \\ \end{array} $	2			D-PAK 330mm						
$\begin{array}{ c c c c c c c } \hline Symbol & Parameter & Test Conditions & Min & Typ & Max \\ \hline Off Characteristics \\ \hline \\ Description 10 Source Breakdown Voltage & I_D = 250 \mu A, V_{GS} = 0V & 60 & - & - & 1 \\ \hline \\ V_{DS} & Zero Gate Voltage Drain Current & V_{DS} = 50V & - & - & 1 \\ \hline \\ V_{CS} & Gate to Source Leakage Current & V_{CS} = 20V & T_C = 150^{\circ}C & - & - & 250 \\ \hline \\ I_{CSS} & Gate to Source Leakage Current & V_{CS} = \pm 20V & - & - & \pm 100 \\ \hline On Characteristics & & & & & & \\ \hline \\ V_{OS}(TH) & Gate to Source Threshold Voltage & V_{OS} = V_{DS}, I_D = 250 \mu A & 2 & - & 4 \\ \hline \\ I_D = 50A, V_{CS} = 10V & - & 0.0094 & 0.0105 \\ \hline \\ I_D = 56A, V_{CS} = 10V & - & 0.015 & 0.027 \\ \hline \\ I_D = 50A, V_{CS} = 10V & - & 0.020 & 0.023 \\ \hline \\ Drain to Source On Resistance & & & & \\ \hline \\ C_{RSS} & Input Capacitance & & & & & \\ \hline \\ C_{RSS} & Reverse Transfer Capacitance & & & & \\ \hline \\ C_{RSS} & Reverse Transfer Capacitance & & & & & \\ \hline \\ C_{RSS} & Reverse Transfer Capacitance & & & & \\ \hline \\ C_{RSS} & Reverse Transfer Capacitance & & & & \\ \hline \\ C_{RSS} & Gate to Source Gate Charge & & & & \\ \hline \\ Q_{gfTOT} & Total Gate Charge at 10V & V_{CS} = 0V to 10V \\ \hline \\ Q_{gg} & Gate to Source Gate Charge & & & & \\ \hline \\ Q_{gg} & Gate to Source Gate Charge & & & & \\ \hline \\ Q_{gg} & Gate to Drain "Miller" Charge & & & \\ \hline \\ C_{N} & Turn-On Time & & & \\ \hline \\ t_{QOM} & Turn-On Delay Time & & & \\ t_{QOFT} & Turn-On Time & & & \\ \hline \\ t_{QOFT} & Turn-On Time & & & \\ \hline \\ t_{QFF} & Turn-Off Time & & \\ \hline \\ Drain-Source Diode Characteristics (V_{CS} = 10V) & & & \\ \hline \\ V_{SD} & Source to Drain Diode Voltage & & \\ \hline \\ V_{SD} & Source to Drain Diode Voltage & & \\ \hline \\ \hline \\ V_{SD} & Source to Drain Diode Voltage & & \\ \hline \\ \hline \\ \hline \\ \end{array} $					nerwise noted	unles	ັ T <sub>C</sub> = 25°C ປ	racteristics T <sub>c</sub> =	Charac	ectrical
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	Гур М	ו Тур	Min							
$ \begin{array}{ c c c c c c } I_{DSS} & Zero Gate Voltage Drain Current & V_{DS} = 50V & T_{C} = 150^{\circ}C & - & - & 1 \\ \hline V_{QS} = 0V & T_{C} = 150^{\circ}C & - & - & 250 \\ \hline I_{GSS} & Gate to Source Leakage Current & V_{GS} = 20V & - & - & \pm 100 \\ \hline On Characteristics & & & & & & & & & & & & & & & & & & &$	Į	<u> </u>	Į					cs	teristics	Off Charac
$ \begin{array}{ c c c c c c } \hline l_{DSS} & \mbox{Zero Gate Voltage Drain Current} & V_{GS} = 0V & T_C = 150^{\circ}C & - & - & 250 \\ \hline l_{GSS} & \mbox{Gate to Source Leakage Current} & V_{GS} = \pm 20V & - & - & \pm 100 \\ \hline \mbox{On Characteristics} & & & & & & & & & & & & & & & & & & &$	-	-	60	V	= 250µA, V <sub>GS</sub> =		own Voltage	o Source Breakdown V	Drain to So	B <sub>VDSS</sub>
$ \begin{array}{ c c c c c c } \hline l_{DSS} & \mbox{Zero Gate Voltage Drain Current} & V_{GS} = 0V & T_C = 150^{\circ}C & - & - & 250 \\ \hline l_{GSS} & \mbox{Gate to Source Leakage Current} & V_{GS} = \pm 20V & - & - & \pm 100 \\ \hline \mbox{On Characteristics} & & & & & & & & & & & & & & & & & & &$	-	-	-				-			
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	- 2	-	-	T <sub>C</sub> = 150 <sup>o</sup> C			Current	ate Voltage Drain Curre	Zero Gate	I <sub>DSS</sub>
$ \begin{array}{ c c c c c } \hline V_{GS(TH)} & \mbox{Gate to Source Threshold Voltage} & V_{GS} = V_{DS}, I_D = 250 \mu A & 2 & - & 4 \\ \hline I_D = 50A, V_{GS} = 10V & - & 0.0094 & 0.0105 \\ \hline I_D = 25A, V_{GS} = 6V & - & 0.015 & 0.027 \\ \hline I_D = 50A, V_{GS} = 6V & - & 0.015 & 0.027 \\ \hline I_D = 50A, V_{GS} = 6V & - & 0.020 & 0.023 \\ \hline D_D namic Characteristics \\ \hline D_L = 50A, V_{GS} = 10V, & - & 0.020 & 0.023 \\ \hline D_L = 50A, V_{GS} = 10V, & - & 0.020 & 0.023 \\ \hline D_L = 50A, V_{GS} = 10V, & - & 0.020 & 0.023 \\ \hline D_L = 50A, V_{GS} = 0V, & - & 0.020 & 0.023 \\ \hline D_L = 50A, V_{GS} = 0V, & - & 0.020 & 0.023 \\ \hline D_L = 50A, V_{GS} = 0V, & - & 0.020 & 0.023 \\ \hline D_L = 50A, V_{GS} = 0V, & - & 0.020 & 0.023 \\ \hline D_L = 50A, V_{GS} = 0V, & - & 0.020 & 0.023 \\ \hline D_L = 50A, V_{GS} = 0V to 10V & V_{GS} = 0V to 10V & V_{DD} = 30V \\ \hline D_L = 50A & I_D = 50A & I_D = 50A \\ \hline D_R = 0 & I_D = 0 & I_D = 0 \\ \hline D_R = 0 & I_D = 0 & I_D = 0 \\ \hline D_L = 0 & I_D = 0 \\ \hline D_L = 0 & I_D = 0 & I_D = 0 \\ \hline D_L = 0 & $	- ±1	-	-	-	<sub>is</sub> = ±20V		Gate to Source Leakage Current		I <sub>GSS</sub>	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	<b>I</b>		1					cs	teristics	On Charac
$ {r_{DS(ON)}} \  \  \  \  \  \  \  \  \  \  \  \  \$		-	2	ιA	<sub>S</sub> = V <sub>DS</sub> , I <sub>D</sub> = 25		ld Voltage	Source Threshold Vol	Gate to So	V <sub>GS(TH)</sub>
$ \begin{array}{ c c c c c } \hline r_{DS(ON)} & Drain to Source On Resistance & \hline I_D = 50A, V_{GS} = 10V, \\ \hline I_J = 175^{\circ}C & \hline I_{J_J} = 175^{\circ}C & - & 0.020 & 0.023 \\ \hline \hline Dynamic Characteristics & & & & \\ \hline \hline C_{ISS} & Input Capacitance & & & & & & \\ \hline C_{OSS} & Output Capacitance & & & & & & & \\ \hline C_{RSS} & Reverse Transfer Capacitance & & & & & & & \\ \hline C_{RSS} & Reverse Transfer Capacitance & & & & & & & \\ \hline C_{RSS} & Reverse Transfer Capacitance & & & & & & & \\ \hline C_{Qg(TT)} & Total Gate Charge at 10V & & & & & & & & \\ \hline C_{Qg(TT)} & Total Gate Charge at 10V & & & & & & & & \\ \hline C_{QgS} & Gate to Source Gate Charge & & & & & & & & \\ \hline C_{QgS} & Gate to Source Gate Charge & & & & & & & \\ \hline C_{QgS} & Gate to Source Gate Charge & & & & & & & \\ \hline C_{QgS} & Gate to Drain "Miller" Charge & & & & & & & \\ \hline C_{Qg} & Gate to Drain "Miller" Charge & & & & & & \\ \hline C_{Qg} & Gate to Drain Time! & & & & & \\ \hline C_{QG(FF)} & Turn-On Delay Time & & & & \\ \hline t_{q(OFF)} & Turn-Off Delay Time & & & & \\ \hline t_{cFF} & Turn-Off Time & & & \\ \hline C_{CFF} & Turn-Off Time & & & \\ \hline C_{SD} & Source to Drain Diode Voltage & & & & \\ \hline C_{SD} & Source to Drain Diode Voltage & & & & \\ \hline D_{SD} & Source to Drain Diode Voltage & & & & \\ \hline D_{SD} & & & & & & \\ \hline D_{SD} & & & & & & \\ \hline D_{SD} & & & & & & \\ \hline D_{SD} & & & & & & & \\ \hline D_{SD} & & & & & & & \\ \hline D_{SD} & & & & & & & \\ \hline D_{SD} & & & & & & & & \\ \hline D_{SD} & & & & & & & & \\ \hline D_{SD} & & & & & & & & \\ \hline D_{SD} & & & & & & & & & \\ \hline D_{SD} & & & & & & & & & \\ \hline D_{SD} & & & & & & & & & & \\ \hline D_{SD} & & & & & & & & & & \\ \hline D_{SD} & & & & & & & & & \\ \hline D_{SD} & & & & & & & & & \\ \hline D_{SD} & & & & & & & & & & & \\ \hline D_{SD} & & & & & & & & & & & & & \\ \hline D_{SD} & & & & & & & & & & & & & & \\ \hline D_{SD} & & & & & & & & & & & & & & & \\ \hline D_{SD} & & & & & & & & & & & & & & & & & & &$	0094 0.0	0.0094	-							
$ \begin{array}{ c c c c c } & & & & & & & & & & & & & & & & & & &$	.015 0.0	0.015	-	I <sub>D</sub> = 25A, V <sub>GS</sub> = 6V			r <sub>DS(ON)</sub> Drain to Source On Resistance		r	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	.020 0.0	0.020	-	I <sub>D</sub> = 50A, V <sub>GS</sub> = 10V, T <sub>J</sub> = 175°C						
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $			1					teristics	haracter	Dynamic C
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	840	1840	-				Input Capacitance			C <sub>ISS</sub>
$ \begin{array}{ c c c c c c } \hline C_{RSS} & \mbox{Reverse Transfer Capacitance} & & & & & & & & & & & & & & & & & & &$	340	340	-					Capacitance	Output Cap	C <sub>OSS</sub>
$ \begin{array}{ c c c c c } \hline \label{eq:generalized} \hline \begin{tabular}{ c c c c } \hline \begin{tabular}{ c c c } \hline \begin{tabular}{ c c c c } \hline \begin{tabular}{ c c c } \hline \begin{tabular}{ c c c c } \hline \begin{tabular}{ c c } \hline \hline \begin{tabular}{ c c } \hline \begin{tabular}{ $	110	110	-				sitance	e Transfer Capacitance	Reverse Tr	C <sub>RSS</sub>
$\begin{array}{c c c c c c c c c } \hline Q_{gs} & Gate to Source Gate Charge \\ \hline Q_{gs} & Gate to Source Gate Charge \\ \hline Q_{gs2} & Gate Charge Threshold to Plateau \\ \hline Q_{gd} & Gate to Drain "Miller" Charge \\ \hline Q_{gd} & Gate to Drain "Miller" Charge \\ \hline & 7.8 \\ \hline & 7.9 \\ \hline & 7.9 \\ \hline & 7.8 \\ \hline & 7.9 \\ \hline & 7.8 \\ \hline & 7.9 \\ \hline & 7.8 \\ \hline & 7.9 \\ \hline & 7.9 \\ \hline & 7.9 \\ \hline & 7.9 \\ \hline & 7.8 \\ \hline & 7.9 \\ \hline & 7.8 \\ \hline & 7.9 \\$	28 3	28		V <sub>GS</sub> = 0V to 10V			V	ate Charge at 10V	Total Gate	Q <sub>g(TOT)</sub>
$ \begin{array}{ c c c c } \hline Q_{gs} & Gate to Source Gate Charge & I_D = 50A \\ I_g = 1.0mA & I_g = 1.0mA & - & 9.8 & - \\ \hline Q_{gd} & Gate to Drain "Miller" Charge & I_g = 1.0mA & - & 6.4 & - \\ \hline Q_{gd} & Gate to Drain "Miller" Charge & - & 7.8 & - \\ \hline Switching Characteristics (V_{GS} = 10V) & & & \\ \hline t_{0N} & Turn-On Time & & & & \\ \hline t_{q(ON)} & Turn-On Delay Time & & & & \\ \hline t_r & Rise Time & & & \\ \hline t_q(OFF) & Turn-Off Delay Time & & & & \\ \hline t_r & Fall Time & & & \\ \hline t_{f} & Fall Time & & & \\ \hline t_{OFF} & Turn-Off Time & & & & \\ \hline t_{OFF} & Turn-Off Time & & & & \\ \hline D_{Drain-Source Diode Characteristics} & & & \\ \hline V_{SD} & Source to Drain Diode Voltage & & & \\ \hline I_{SD} = 25A & & - & & - & 1.0 \\ \hline \end{array} $	3.5 4	3.5	-	Vpp = 30V	<sub>sS</sub> = 0V to 2V			old Gate Charge	Threshold	Q <sub>g(TH)</sub>
$\begin{array}{c c c c c c c c } \hline Q_{gs2} & Gate Charge Threshold to Plateau & I_g = 1.0mA & - & 6.4 & - \\ \hline Q_{gd} & Gate to Drain "Miller" Charge & & - & 7.8 & - \\ \hline \hline$	9.8	9.8	-	I <sub>D</sub> = 50A			arge	Source Gate Charge	Gate to So	Q <sub>gs</sub>
$\begin{array}{c c c c c c c c } \hline Switching Characteristics (V_{GS} = 10V) \\ \hline t_{ON} & Turn-On Time \\ \hline t_{d(ON)} & Turn-On Delay Time \\ \hline t_r & Rise Time \\ \hline t_{d(OFF)} & Turn-Off Delay Time \\ \hline t_f & Fall Time \\ \hline t_{OFF} & Turn-Off Time \\ \hline t_{OFF} & Turn-Off Time \\ \hline \hline Drain-Source Diode Characteristics \\ \hline V_{SD} & Source to Drain Diode Voltage \\ \hline \hline I_{SD} = 25A & - & - & 1.0 \\ \hline \hline I_{SD} = 25A & - & - & 1.0 \\ \hline \hline I_{SD} = 25A & - & - & 1.0 \\ \hline \hline I_{SD} = 25A & - & - & 1.0 \\ \hline \hline I_{SD} = 25A & - & - & 1.0 \\ \hline \hline I_{SD} = 25A & - & - & 1.0 \\ \hline \hline I_{SD} = 25A & - & - & 1.0 \\ \hline \hline I_{SD} = 25A & - & - & 1.0 \\ \hline \hline I_{SD} = 25A & - & - & 1.0 \\ \hline \hline I_{SD} = 25A & - & - & 1.0 \\ \hline \hline I_{SD} = 25A & - & - & 1.0 \\ \hline \hline I_{SD} = 25A & - & - & 1.0 \\ \hline \hline I_{SD} = 25A & - & - & 1.0 \\ \hline \hline I_{SD} = 25A & - & - & 1.0 \\ \hline \hline I_{SD} = 25A & - & - & 1.0 \\ \hline \hline \hline I_{SD} = 25A & - & - & 1.0 \\ \hline \hline \hline I_{SD} = 25A & - & - & 1.0 \\ \hline \hline \hline I_{SD} = 25A & - & - & 1.0 \\ \hline \hline \hline I_{SD} = 25A & - & - & 1.0 \\ \hline \hline \hline I_{SD} = 25A & - & - & 1.0 \\ \hline \hline \hline I_{SD} = 25A & - & - & 1.0 \\ \hline \hline \hline \hline I_{SD} = 25A & - & - & 1.0 \\ \hline \hline \hline \hline I_{SD} = 25A & - & - & 1.0 \\ \hline \hline \hline \hline \hline I_{SD} = 25A & - & - & 1.0 \\ \hline $	6.4	6.4	-				to Plateau	harge Threshold to Pla	Gate Char	
$\begin{array}{c c c c c c c c } \hline t_{ON} & \hline Turn-On \ Time & \\ \hline t_{d(ON)} & \hline Turn-On \ Delay \ Time & \\ \hline t_r & Rise \ Time & \\ \hline t_{d(OFF)} & \hline Turn-Off \ Delay \ Time & \\ \hline t_f & Fall \ Time & \\ \hline t_{OFF} & \hline Turn-Off \ Time & \\ \hline t_{OFF} & \hline Turn-O$	7.8	7.8	-				-			
$\begin{array}{c c c c c c c c c c c c c c c c c c c $							<sub>iS</sub> = 10V)	cteristics (V <sub>GS</sub> = 10	Characte	Switching
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	- 1	-	-					n Time	Turn-On Ti	ON
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	8	8	-					n Delay Time	Turn-On D	d(ON)
$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$			-							
$t_{OFF}$ Turn-Off Time-97Drain-Source Diode Characteristics $V_{SD}$ Source to Drain Diode Voltage $I_{SD} = 50A$ 1.25 $I_{SD} = 25A$ 1.0	32	32	-					ff Delay Time	Turn-Off D	d(OFF)
Drain-Source Diode Characteristics $V_{SD}$ Source to Drain Diode Voltage $I_{SD} = 50A$ 1.25 $I_{SD} = 25A$ 1.0	32	32	-	_				ne	Fall Time	f
$V_{SD}$ Source to Drain Diode Voltage $\frac{I_{SD} = 50A}{I_{SD} = 25A}$ 1.25 1.0	- 9		-							
$V_{SD}$ Source to Drain Diode Voltage $I_{SD} = 25A$ 1.0							ristics	ode Characteristic	rce Diode	Drain-Sou
I <sub>SD</sub> = 25A 1.0	- 1.	-	-					V <sub>SD</sub>		
$t_{rr}$   Reverse Recovery Time   $I_{SD} = 50A$ , $dI_{SD}/dt = 100A/\mu s$ - 36 72			-							
$Q_{RR}$ Reverse Recovered Charge $I_{SD} = 50A$ , $dI_{SD}/dt = 100A/\mu s$ 23	36 7	36	-					-		rr

Notes:


1. Starting T<sub>J</sub> = 25°C, L = 8.58mH, I<sub>AS</sub> = 10A.


FDD10AN06A0




www.fairchildsemi.com

FDD10AN06A0










Figure 8. Saturation Characteristics




Figure 10. Normalized Drain to Source On Resistance vs Junction Temperature

©2002 Fairchild Semiconductor Corporation FDD10AN06A0 Rev. 1.5




Figure 11. Normalized Gate Threshold Voltage vs Junction Temperature




Figure 13. Capacitance vs Drain to Source Voltage




Figure 12. Normalized Drain to Source Breakdown Voltage vs Junction Temperature




Figure 14. Gate Charge Waveforms for Constant Gate Currents

# **Test Circuits and Waveforms**




Figure 15. Unclamped Energy Test Circuit




Figure 17. Gate Charge Test Circuit




Figure 19. Switching Time Test Circuit





Figure 16. Unclamped Energy Waveforms








Figure 20. Switching Time Waveforms

©2002 Fairchild Semiconductor Corporation FDD10AN06A0 Rev. 1.5

(EQ. 3)

#### Thermal Resistance vs. Mounting Pad Area

The maximum rated junction temperature,  $T_{JM}$ , and the thermal resistance of the heat dissipating path determines the maximum allowable device power dissipation,  $P_{DM}$ , in an application. Therefore the application's ambient temperature,  $T_A$  (°C), and thermal resistance  $R_{\theta JA}$  (°C/W) must be reviewed to ensure that  $T_{JM}$  is never exceeded. Equation 1 mathematically represents the relationship and serves as the basis for establishing the rating of the part.

$$P_{DM} = \frac{(T_{JM} - T_A)}{R_{\theta JA}}$$
(EQ. 1)

In using surface mount devices such as the TO-252 package, the environment in which it is applied will have a significant influence on the part's current and maximum power dissipation ratings. Precise determination of  $P_{DM}$  is complex and influenced by many factors:


- 1. Mounting pad area onto which the device is attached and whether there is copper on one side or both sides of the board.
- 2. The number of copper layers and the thickness of the board.
- 3. The use of external heat sinks.
- 4. The use of thermal vias.
- 5. Air flow and board orientation.
- 6. For non steady state applications, the pulse width, the duty cycle and the transient thermal response of the part, the board and the environment they are in.

Fairchild provides thermal information to assist the designer's preliminary application evaluation. Figure 21 defines the  $R_{0JA}$  for the device as a function of the top copper (component side) area. This is for a horizontally positioned FR-4 board with 1oz copper after 1000 seconds of steady state power with no air flow. This graph provides the necessary information for calculation of the steady state junction temperature or power dissipation. Pulse applications can be evaluated using the Fairchild device Spice thermal model or manually utilizing the normalized maximum transient thermal impedance curve.


Thermal resistances corresponding to other copper areas can be obtained from Figure 21 or by calculation using Equation 2 or 3. Equation 2 is used for copper area defined in inches square and equation 3 is for area in centimeters square. The area, in square inches or square centimeters is the top copper area including the gate and source pads.


$$R_{\theta JA} = 33.32 + \frac{23.84}{(0.268 + Area)}$$
 (EQ. 2)

Area in Inches Squared



 $R_{\theta JA} = 33.32 + \frac{154}{(1.73 + Area)}$ 





FDD10AN06A0

LDRAIN

ന്ന

RLDRAIN

**DBODY** 

LSOURCE

ന്ന

RESOURCE

18

19

**₹**RVTEMP

VBAT

DRAIN

SOURCE

0

**-0** 2

DPLCAP

EVTHRES

 $\frac{19}{8}$ 

۲ S2A

QS2B

<u>14</u> 13

EGS  $\left(\frac{6}{8}\right)$ 

**∑**RSLC1

51

50

16

8

MMED

 $\left(\frac{5}{51}\right)$  ESLC

MSTRO

CIN

15

CB

EDS

14

DBREAK

EBREAK

MWEAK

RSOURCE

17

ТТ (♠

RBREAK

RVTHRES

•

11

 $\frac{17}{18}$ 

-11

RSLC2

10

ESG  $\left(\frac{6}{8}\right)$ 

EVTEMP

 $\frac{18}{22}$ 

<u>13</u> 8

SIB

20

RGATE

CA

9

LGATE

RLGATE

GATE

## **PSPICE Electrical Model**

.SUBCKT FDD10AN06A0 2 1 3 ; rev July 2002 Ca 12 8 7e-10 Cb 15 14 7e-10 Cin 6 8 1.8e-9

Dbody 7 5 DbodyMOD Dbreak 5 11 DbreakMOD Dplcap 10 5 DplcapMOD

Ebreak 11 7 17 18 67.2 Eds 14 8 5 8 1 Egs 13 8 6 8 1 Esg 6 10 6 8 1 Evthres 6 21 19 8 1 Evtemp 20 6 18 22 1

lt 8 17 1

Lgate 1 9 3.2e-9 Ldrain 2 5 1.0e-9 Lsource 3 7 1.2e-9

RLgate 1 9 32 RLdrain 2 5 10 RLsource 3 7 12

Mmed 16 6 8 8 MmedMOD Mstro 16 6 8 8 MstroMOD Mweak 16 21 8 8 MweakMOD

Rbreak 17 18 RbreakMOD 1 Rdrain 50 16 RdrainMOD 1.35e-3 Rgate 9 20 3.6 RSLC1 5 51 RSLCMOD 1e-6 RSLC2 5 50 1e3 Rsource 8 7 RsourceMOD 6e-3 Rvthres 22 8 RvthresMOD 1 Rvtemp 18 19 RvtempMOD 1 S1a 6 12 13 8 S1AMOD S1b 13 12 13 8 S1BMOD S2a 6 15 14 13 S2AMOD S2b 13 15 14 13 S2BMOD

Vbat 22 19 DC 1 ESLC 51 50 VALUE={(V(5,51)/ABS(V(5,51)))\*(PWR(V(5,51)/(1e-6\*250),7))}

.MODEL DbodyMOD D (IS=2E-11 N=1.06 RS=3.3e-3 TRS1=2.4e-3 TRS2=1.1e-6 + CJO=1.25e-9 M=5.3e-1 TT=4.2e-8 XTI=3.9) .MODEL DbreakMOD D (RS=2.7e-1 TRS1=1e-3 TRS2=-8.9e-6) .MODEL DplcapMOD D (CJO=4.7e-10 IS=1e-30 N=10 M=0.44)

.MODEL MmedMOD NMOS (VTO=3.5 KP=5.5 IS=1e-30 N=10 TOX=1 L=1u W=1u RG=3.6) .MODEL MstroMOD NMOS (VTO=4.25 KP=80 IS=1e-30 N=10 TOX=1 L=1u W=1u) .MODEL MweakMOD NMOS (VTO=2.92 KP=0.03 IS=1e-30 N=10 TOX=1 L=1u W=1u RG=36 RS=0.1)

MODEL RbreakMOD RES (TC1=9e-4 TC2=5e-7) MODEL RdrainMOD RES (TC1=2.5e-2 TC2=7.8e-5) MODEL RSLCMOD RES (TC1=1e-3 TC2=3.5e-5) MODEL RsourceMOD RES (TC1=1e-3 TC2=1e-6) MODEL RvthresMOD RES (TC1=-5.3e-3 TC2=-1.3e-5) MODEL RvtempMOD RES (TC1=-2.6e-3 TC2=1.3e-6)

```
.MODEL S1AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-8 VOFF=-5)
.MODEL S1BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-5 VOFF=-8)
.MODEL S2AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-2 VOFF=-1.5)
.MODEL S2BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-1.5 VOFF=-2)
.ENDS
```

Note: For further discussion of the PSPICE model, consult A New PSPICE Sub-Circuit for the Power MOSFET Featuring Global Temperature Options; IEEE Power Electronics Specialist Conference Records, 1991, written by William J. Hepp and C. Frank Wheatley.

## SABER Electrical Model

REV July 2002 template FDD10AN06A0 n2,n1,n3 electrical n2,n1,n3 var i iscl dp..model dbodymod = (isl=2e-11,nl=1.06,rs=3.3e-3,trs1=2.4e-3,trs2=1.1e-6,cjo=1.25e-9,m=5.3e-1,tt=4.2e-8,xti=3.9) dp..model dbreakmod = (rs=2.7e-1,trs1=1e-3,trs2=-8.9e-6) dp..model dplcapmod = (cjo=4.7e-10,isl=10e-30,nl=10,m=0.44) m..model mmedmod = (type=\_n,vto=3.5,kp=5.5,is=1e-30, tox=1) m.:model mstrongmod = (type=\_n,vto=4.25,kp=80,is=1e-30, tox=1) m.:model mweakmod = (type=\_n,vto=2.92,kp=80,is=1e-30, tox=1) sw\_vcsp.:model s1amod = (ron=1e-5,roff=0.1,von=-8,voff=-5) LDRAIN DPLCAP DRAIN sw vcsp..model s1bmod = (ron=1e-5,roff=0.1,von=-5,voff=-8) 02 ~~~ 10 sw vcsp..model s2amod = (ron=1e-5,roff=0.1,von=-2,voff=-1.5) RLDRAIN RSLC1 sw\_vcsp..model s2bmod = (ron=1e-5,roff=0.1,von=-1.5,voff=-2) c.ca n12 n8 = 7e-10RSLC2 ₹ c.cb n15 n14 = 7e-10 Ŧ ISCL c.cin n6 n8 = 1.8e-9 DBREAK 50 dp.dbodv n7 n5 = model=dbodvmod RDRAIN 8 ESG 11 dp.dbreak n5 n11 = model=dbreakmod DBODY EVTHRES dp.dplcap n10 n5 = model=dplcapmod (<u>19</u> 8 MWEAK LGATE EVTEM spe.ebreak n11 n7 n17 n18 = 67.2 GATE **▲**MMED  $\frac{18}{22}$ EBREAK spe.eds n14 n8 n5 n8 = 1 ~~~ 20 MSTR spe.egs n13 n8 n6 n8 = 1 RLGATE ľ LSOURCE spe.esg n6 n10 n6 n8 = 1 CIN SOURCE m spe.evthres n6 n21 n19 n8 = 1 spe.evtemp n20 n6 n18 n22 = 1  $\mathbf{w}$ RSOURCE RLSOURCE i.it n8 n17 = 1 RBREAK <u>14</u> 13 17 w 18 I.lgate n1 n9 = 3.2e-9 RVTEMP I.Idrain n2 n5 = 1.0e-9 o S2B I.Isource n3 n7 = 1.2e-9 СВ 19 CA т 14 VBAT res.rlgate n1 n9 = 32 EGS EDS res.rldrain n2 n5 = 10 res.rlsource n3 n7 = 12 RVTHRES m.mmed n16 n6 n8 n8 = model=mmedmod, l=1u, w=1u m.mstrong n16 n6 n8 n8 = model=mstrongmod, l=1u, w=1u m.mweak n16 n21 n8 n8 = model=mweakmod, l=1u, w=1u res.rbreak n17 n18 = 1, tc1=9e-4,tc2=5e-7 res.rdrain n50 n16 = 1.35e-3, tc1=2.5e-2,tc2=7.8e-5 res.rgate n9 n20 = 3.6 res.rslc1 n5 n51 = 1e-6, tc1=1e-3,tc2=3.5e-5 res.rslc2 n5 n50 = 1e3 res.rsource n8 n7 = 6e-3, tc1=1e-3,tc2=1e-6 res.rvthres n22 n8 = 1, tc1=-5.3e-3,tc2=-1.3e-5 res.rvtemp n18 n19 = 1, tc1=-2.6e-3,tc2=1.3e-6 sw vcsp.s1a n6 n12 n13 n8 = model=s1amod sw vcsp.s1b n13 n12 n13 n8 = model=s1bmod sw vcsp.s2a n6 n15 n14 n13 = model=s2amod sw vcsp.s2b n13 n15 n14 n13 = model=s2bmod v.vbat n22 n19 = dc=1 equations { i (n51->n50) +=iscl iscl: v(n51,n50) = ((v(n5,n51)/(1e-9+abs(v(n5,n51))))\*((abs(v(n5,n51)\*1e6/250))\*\* 7)) }

# FDD10AN06A0

#### SPICE Thermal Model

REV 23 July 2002 FDD10AN06A0T

CTHERM1 TH 6 3.2e-3 CTHERM2 6 5 3.3e-3 CTHERM3 5 4 3.4e-3 CTHERM4 4 3 3.5e-3 CTHERM5 3 2 6.4e-3 CTHERM6 2 TL 1.9e-2


RTHERM1 TH 6 5.5e-4 RTHERM2 6 5 5.0e-3 RTHERM3 5 4 4.5e-2 RTHERM4 4 3 1.5e-1 RTHERM5 3 2 3.37e-1 RTHERM6 2 TL 3.5e-1

# SABER Thermal Model

SABER thermal model FDD10AN06A0T template thermal\_model th tl thermal\_c th, tl { ctherm.ctherm1 th 6 =3.2e-3 ctherm.ctherm2 6 5 =3.3e-3 ctherm.ctherm3 5 4 =3.4e-3

ctherm.ctherm4 4 3 =3.5e-3 ctherm.ctherm5 3 2 =6.4e-3 ctherm.ctherm6 2 tl =1.9e-2

rtherm.rtherm1 th 6 =5.5e-4 rtherm.rtherm2 6 5 =5.0e-3 rtherm.rtherm3 5 4 =4.5e-2 rtherm.rtherm4 4 3 =1.5e-1 rtherm.rtherm5 3 2 =3.37e-1 rtherm.rtherm6 2 tl =3.5e-1 }







\* Trademarks of System General Corporation, used under license by Fairchild Semiconductor.

#### DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. TO OBTAIN THE LATEST, MOST UP-TO-DATE DATASHEET AND PRODUCT INFORMATION, VISIT OUR WEBSITE AT <u>HTTP://WWW.FAIRCHILDSEMI.COM</u>, FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

#### AUTHORIZED USE

Unless otherwise specified in this data sheet, this product is a standard commercial product and is not intended for use in applications that require extraordinary levels of quality and reliability. This product may not be used in the following applications, unless specifically approved in writing by a Fairchild officer: (1) automotive or other transportation, (2) military/aerospace, (3) any safety critical application – including life critical medical equipment – where the failure of the Fairchild product reasonably would be expected to result in personal injury, death or property damage. Customer's use of this product is subject to agreement of this Authorized Use policy. In the event of an unauthorized use of Fairchild's product, Fairchild accepts no liability in the event of product failure. In other respects, this product shall be subject to Fairchild's Worldwide Terms and Conditions of Sale, unless a separate agreement has been signed by both Parties.

#### ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.fairchildsemi.com, under Terms of Use

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufacturers of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed applications, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handling and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address any warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

#### **PRODUCT STATUS DEFINITIONS**

Definition of Terms						
Datasheet Identification	Product Status	Definition				
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.				
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.				
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.				
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.				

Rev. 177