

Is Now Part of



# **ON Semiconductor**®

To learn more about ON Semiconductor, please visit our website at <u>www.onsemi.com</u>

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor dates sheds, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor dates sheds and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights of others. ON Semiconductor products are not designed, intended, or authorized for use on similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor and its officers, employees, subsidiaries, affliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out or i, directly or indirectly, any lange of the applicatio customer's to unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the

December 2001

# FDG6316P

# FDG6316P

# P-Channel 1.8V Specified PowerTrench<sup>®</sup> MOSFET

## **General Description**

**FAIRCHILE** 

This P-Channel 1.8V specified MOSFET uses Fairchild's advanced low voltage PowerTrench process. It has been optimized for battery power management applications.


## Applications


- Battery management
- Load switch

# Features

• -0.7 A, -12 V.  $R_{DS(ON)} = 270 \text{ m}\Omega \textcircled{0} V_{GS} = -4.5 \text{ V}$  $R_{DS(ON)} = 360 \text{ m}\Omega \textcircled{0} V_{GS} = -2.5 \text{ V}$  $R_{DS(ON)} = 650 \text{ m}\Omega \textcircled{0} V_{GS} = -1.8 \text{ V}$ 

- Low gate charge
- High performance trench technology for extremely low  $R_{\text{DS}(\text{ON})}$
- Compact industry standard SC70-6 surface mount package





SC70-6

The pinouts are symmetrical; pin 1 and pin 4 are interchangeable.


# Absolute Maximum Ratings T<sub>A</sub>=25°C unless otherwise noted

Symbol	Parameter			Ratings	Unit
V <sub>DSS</sub>	Drain-Sourc	e Voltage		-12	V
V <sub>GSS</sub>	Gate-Source Voltage			± 8	
I <sub>D</sub>	Drain Curre	nt – Continuous	(Note 1)	-0.7	Α
	– Pulsed			-1.8	
PD	Power Diss	pation for Single Operation	n (Note 1)	0.3	
	Operating and Storage Junction Temperature Range			–55 to +150 °(	
T <sub>J</sub> , T <sub>STG</sub>	Operating a	nd Storage Junction Temp	perature Range	–55 to +150	°C
	Operating a	<u> </u>	perature Range	-55 to +150	۵°
	l Charac	<u> </u>	~	-55 to +150 415	⊃°C MO°
Therma <sub>R₀JA</sub> Packag	I Charac	teristics	ient (Note 1)		


©2001 Fairchild Semiconductor Corporation

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Chara	acteristics					
BV <sub>DSS</sub>	Drain–Source Breakdown Voltage	$V_{GS} = 0 V$ , $I_D = -250 \mu A$	-12			V
<u>ΔBV<sub>DSS</sub></u> ΔTj	Coefficient	$I_D$ = –250 µA, Referenced to 25°C		-3.7		mV/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	$V_{DS} = -10 V$ , $V_{GS} = 0 V$			-1	μA
I <sub>GSSF</sub>	Gate–Body Leakage, Forward	$V_{GS} = -8 V$ , $V_{DS} = 0 V$			-100	nA
	Gate–Body Leakage, Reverse	$V_{GS} = 8 V$ , $V_{DS} = 0 V$			100	nA
On Chara	Acteristics (Note 2)					
V <sub>GS(th)</sub>	Gate Threshold Voltage	$V_{DS} = V_{GS}$ , $I_D = -250 \ \mu A$	-0.4	-0.6	-1.5	V
$\frac{\Delta V_{GS(th)}}{\Delta T_{J}}$	Gate Threshold Voltage Temperature Coefficient	$I_D$ = –250 µA, Referenced to 25°C		2		mV/°C
R <sub>DS(on)</sub>	Static Drain–Source On–Resistance	$ \begin{array}{l} V_{GS}=-4.5 \; V,  I_{D}=-0.7 \; A \\ V_{GS}=-2.5 \; V,  I_{D}=-0.5 \; A \\ V_{GS}=-1.8 \; V,  I_{D}=-0.4 \; A \\ V_{GS}=-4.5 \; V,  I_{D}=-0.7 \; A, \; T_{J}{=}125^{\circ} C \end{array} $		221 297 427 250	270 360 650 348	mΩ
I <sub>D(on)</sub>	On–State Drain Current	$V_{GS} = -4.5 \text{ V}, V_{DS} = -5 \text{ V}$	-1.8		0.0	Α
<b>g</b> FS	Forward Transconductance	$V_{DS} = -5 V$ , $I_{D} = -0.7 A$		2.5		S
Dynamic	Characteristics					
C <sub>iss</sub>	Input Capacitance	$V_{DS} = -6 V$ , $V_{GS} = 0 V$ ,		146		pF
Coss	Output Capacitance	f = 1.0 MHz		60		pF
Crss	Reverse Transfer Capacitance			48		pF
Switching	g Characteristics (Note 2)					
d(on)	Turn–On Delay Time	$V_{DD} = -6 \text{ V}, \qquad I_D = 1 \text{ A},$		5	10	ns
r	Turn–On Rise Time	$V_{GS}$ = -4.5 V, $R_{GEN}$ = 6 $\Omega$		13	23	ns
d(off)	Turn–Off Delay Time			8	16	ns
f	Turn–Off Fall Time			2	4	ns
ζ <sub>g</sub>	Total Gate Charge	$V_{DS} = -6 V$ , $I_D = -0.7 A$ ,		1.7	2.4	nC
Q <sub>gs</sub>	Gate–Source Charge	$V_{GS} = -4.5 V$		0.3		nC
Q <sub>gd</sub>	Gate-Drain Charge			0.4		nC
Drain–So	ource Diode Characteristics	and Maximum Ratings				
ls	Maximum Continuous Drain-Sour	ce Diode Forward Current			-0.25	A
V <sub>SD</sub>	Drain–Source Diode Forward Voltage	$V_{GS} = 0 V$ , $I_{S} = -0.25 A(Note 2)$		-0.7	-1.2	V
the drain pins. PCB on still ai	n of the junction-to-case and case-to-ambient th R <sub>6JC</sub> is guaranteed by design while $R_{\theta JA}$ is def	ermal resistance where the case thermal reference ermined by the user's board design. R <sub>eJA</sub> = 415°C/	is defined a	s the solde	r mounting minimum p	surface of bad of FR-

FDG6316P



FDG6316P



# FDG6316P

FDG6316P Rev D (W)

#### TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx™ Bottomless™ CoolFET™ CROSSVOLT™ DenseTrench™ DOME™ **EcoSPARK™** E<sup>2</sup>CMOS<sup>™</sup> EnSigna™ FACT™ FACT Quiet Series™ FAST ® FASTr™ FRFET™ GlobalOptoisolator<sup>™</sup> POP<sup>™</sup> GTO™ HiSeC™ ISOPLANAR™ LittleFET™ MicroFET™ MicroPak™ MICROWIRE™

**OPTOLOGIC™** OPTOPLANAR™ PACMAN™ Power247™ PowerTrench<sup>®</sup> QFET™ QS™ QT Optoelectronics<sup>™</sup> Quiet Series<sup>™</sup> SILENT SWITCHER®

SMART START™ VCX™ STAR\*POWER™ Stealth™ SuperSOT<sup>™</sup>-3 SuperSOT<sup>™</sup>-6 SuperSOT<sup>™</sup>-8 SyncFET™ TinyLogic™ TruTranslation<sup>™</sup> UHC™ UltraFET<sup>®</sup>

STAR\*POWER is used under license

### DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY. FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

#### **PRODUCT STATUS DEFINITIONS**

**Definition of Terms** 

Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.		
First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.		
Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.		
Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.		
	In Design First Production Full Production		