

Is Now Part of



# **ON Semiconductor**®

To learn more about ON Semiconductor, please visit our website at <u>www.onsemi.com</u>

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor dates sheds, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor dates sheds and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights of others. ON Semiconductor products are not designed, intended, or authorized for use on similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor and its officers, employees, subsidiaries, affliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out or i, directly or indirectly, any lange of the applicatio customer's to unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the

August 2001 Revised September 2004

# NC7SZ27 TinyLogic® UHS 3-Input NOR Gate

FAIRCHILD

SEMICONDUCTOR

# NC7SZ27 TinyLogic® UHS 3-Input NOR Gate

### **General Description**

The NC7SZ27 is a single 3-Input NOR Gate from Fairchild's Ultra High Speed Series of TinyLogic®. The device is fabricated with advanced CMOS technology to achieve ultra high speed with high output drive while maintaining low static power dissipation over a very broad V<sub>CC</sub> operating range. The device is specified to operate over the 1.65V to 5.5V V<sub>CC</sub> range. The inputs and output are high impedance when V<sub>CC</sub> is 0V. Inputs tolerate voltages up to 7V independent of V<sub>CC</sub> operating voltage.

### Features

- Space saving SC70 6-lead package
- Ultra small MicroPak<sup>™</sup> leadless package
- $\blacksquare$  Ultra High Speed: t<sub>PD</sub> 2.4 ns typ into 50 pF at 5V V<sub>CC</sub>
- High Output Drive: ±24 mA at 3V V<sub>CC</sub>

**Connection Diagrams** 

- Broad V<sub>CC</sub> Operating Range: 1.65V–5.5V
- Power down high impedance inputs/output
- Overvoltage tolerant inputs facilitate 5V to 3V translation
- Patented noise/EMI reduction circuitry implemented

### **Ordering Code:**

Order Number	Package Number	Product Code Top Mark	Package Description	Supplied As
NC7SZ27P6X	MAA06A	Z27	6-Lead SC70, EIAJ SC88, 1.25mm Wide	3k Units on Tape and Reel
NC7SZ27L6X	MAC06A	E9	6-Lead MicroPak, 1.0mm Wide	5k Units on Tape and Reel

Logic Symbol

### **Pin Descriptions**

Pin Names	Description
A, B, C	Inputs
Y	Output

С

Х

Х

н

I.

γ

L

L

L

н

### **Function Table**

Δ

н

Х

Х

I.

H = HIGH Logic Level L = LOW Logic Level X = Don't Care




Х

Н

Х

I.



(Top View)

Pin One Orientation Diagram



AAA represents Product Code Top Mark-see ordering code Note: Orientation of Top Mark determines Pin One location. Read the Top Product Code Mark left to right, Pin One is the lower left pin (see diagram) Pad Assignment for MicroPak

A 1 GND 2 B 3 (Top Thru View)

TinyLogic⊛ is a registered trademark of Fairchild Semiconductor Corporation. MIcroPak™ is a trademark of Fairchild Semiconductor Corporation.

© 2004 Fairchild Semiconductor Corporation DS500466

www.fairchildsemi.com

### Absolute Maximum Ratings(Note 1)

Supply Voltage (V <sub>CC</sub> )	-0.5V to +7.0V
DC Input Voltage (V <sub>IN</sub> )	-0.5V to +7.0V
DC Output Voltage (V <sub>OUT</sub> )	-0.5V to +7.0V
DC Input Diode Current (IIK)	
@ V <sub>IN</sub> < -0.5V	–50 mA
@ V <sub>IN</sub> > 6V	+20 mA
DC Output Diode Current (I <sub>OK</sub> )	
@ V <sub>OUT</sub> < -0.5V	–50 mA
$OV V_{OUT} > 6V, V_{CC} = GND$	+20 mA
DC Output Current (I <sub>OUT</sub> )	± 50 mA
DC V <sub>CC</sub> /GND Current (I <sub>CC</sub> /I <sub>GND</sub> )	± 50 mA
Storage Temperature (T <sub>STG</sub> )	-65°C to +150°C
Junction Temperature under Bias (T <sub>J</sub> )	150°C
Junction Lead Temperature (TL);	
(Soldering, 10 seconds)	260°C
Power Dissipation (P <sub>D</sub> ) @ +85°C	
SC70-5	150 mW

### Recommended Operating Conditions (Note 2)

Supply Voltage Operating (V <sub>CC</sub> )	1.65V to 5.5V
Supply Voltage Data Retention ( $V_{CC}$ )	1.5V to 5.5V
Input Voltage (V <sub>IN</sub> )	0V to 5.5V
Output Voltage (V <sub>OUT</sub> )	0V to V <sub>CC</sub>
Operating Temperature (T <sub>A</sub> )	$-40^{\circ}C$ to $+85^{\circ}C$
Input Rise and Fall Time (t <sub>r</sub> , t <sub>f</sub> )	
V <sub>CC</sub> @ 1.8V, 2.5V ±0.2V	0 ns/V to 20 ns/V
$V_{CC} @ 3.3V \pm 0.3V$	0 ns/V to 10 ns/V
$V_{CC} @ 5.0V \pm 0.5V$	0 ns to 5 ns/V
Thermal Resistance ( $\theta_{JA}$ )	
SC70-5	425°C/W

Note 1: Absolute maximum ratings are DC values beyond which the device may be damaged or have its useful life impaired. The datasheet specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation outside datasheet specifications.

Note 2: Unused inputs must be held HIGH or LOW. They may not float.

### **DC Electrical Characteristics**


Symbol	Parameter	$V_{CC}$ $T_A = +25^{\circ}C$		$T_A=-40^\circ C$ to $+85^\circ C$		Units	Conditions			
Symbol		(V)	Min	Тур	Max	Min	Max	Units	Conditions	
VIH	HIGH Level Input Voltage	$1.8\pm0.15$	0.75V <sub>CC</sub>			0.75V <sub>CC</sub>		V		
		2.3 to 5.5	0.7 V <sub>CC</sub>			0.7 V <sub>CC</sub>		v		
VIL	LOW Level Input Voltage	$1.8\pm0.15$			0.25V <sub>CC</sub>		0.25V <sub>CC</sub>	V		
		2.3 to 5.5			0.3 V <sub>CC</sub>		0.3 V <sub>CC</sub>	v		
V <sub>OH</sub>	HIGH Level Output Voltage	1.65	1.55	1.65		1.55				
		2.3	2.2	2.3		2.2			$V_{IN} = V_{IL}$ $I_{OH} = -1$	1004
		3.0	2.9	3.0		2.9				1 <sub>OH</sub> =-100μA
		4.5	4.4	4.5		4.4				
		1.65	1.29	1.52		1.29		V		I <sub>OH</sub> = -4mA
		2.3	1.9	2.15		1.9				I <sub>OH</sub> = -8mA
		3.0	2.4	2.80		2.4				I <sub>OH</sub> =-16mA
		3.0	2.3	2.68		2.3				I <sub>OH</sub> =-24mA
		4.5	3.8	4.20		3.8				I <sub>OH</sub> =-32mA
V <sub>OL</sub>	LOW Level Output Voltage	1.65		0.0	0.1		0.1		V <sub>IN</sub> =V <sub>IH</sub> I <sub>OI</sub> =1	
		2.3		0.0	0.1		0.1			I <sub>OL</sub> =100μΑ
		3.0		0.0	0.1		0.1		VIN=VIH	IOL=100µA
		4.5		0.0	0.1		0.1			
		1.65		0.08	0.24		0.24	V		I <sub>OL</sub> = 4mA
		2.3		0.10	0.3		0.3			I <sub>OL</sub> = 8mA
		3.0		0.15	0.4		0.4			I <sub>OL</sub> =16mA
		3.0		0.22	0.55		0.55			I <sub>OL</sub> =24mA
		4.5		0.22	0.55		0.55			I <sub>OL</sub> =32mA
I <sub>IN</sub>	Input Leakage Current	0 to 5.5			±1		±10	μA	$V_{IN} = 5.5V,$	GND
I <sub>OFF</sub>	Power Off Leakage Current	0.0			1		10	μA	$V_{IN}$ or $V_{OU}$	<sub>T</sub> = 5.5V
I <sub>CC</sub>	Quiescent Supply Current	1.65 to 5.5			2.0		20	μA	V <sub>IN</sub> = 5.5V,	GND

Symbol	Desemator	V <sub>CC</sub>	T <sub>A</sub> = +25°C			$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		Units	Conditions	Figure
	Parameter	Parameter (V) Min Typ Max Min Ma	Max	Units	Conditions	Number				
t <sub>PLH</sub> ,	Propagation Delay	$1.8\pm0.15$	2.0	10.0	18.5	2.0	19.0			
t <sub>PHL</sub>	$2.5\pm0.2$	0.8	5.0	10.5	0.8	11.0	ns	C <sub>L</sub> = 15 pF,	Figures	
		$3.3\pm0.3$	0.5	3.2	8.0	0.5	8.5	$R_L = 1 M\Omega$	1, 3	
		$5.0\pm0.5$	0.5	2.6	5.5	0.5	6.0			
t <sub>PLH,</sub>	Propagation Delay	$3.3\pm0.3$	1.5	3.9	8.0	1.5	8.5		C <sub>L</sub> = 50 pF,	Figures
t <sub>PHL</sub>		$5.0\pm0.5$	0.8	2.9	5.5	0.8	6.0	ns	$R_L = 500\Omega$	1, 3
CIN	Input Capacitance	0		4				pF		
CPD	Power Dissipation	3.3		23				ъĘ	(Noto 2)	Figure 2
	Capacitance	5.0		30				pF	(Note 3)	Figure 2

t<sub>r</sub> = 3 ns -


Note 3:  $C_{PD}$  is defined as the value of the internal equivalent capacitance which is derived from dynamic operating current consumption ( $I_{CCD}$ ) at no output loading and operating at 50% duty cycle. (See Figure 2.)  $C_{PD}$  is related to  $I_{CCD}$  dynamic operating current by the expression:  $I_{CCD} = (C_{PD})(V_{CC})(f_{|N}) + (I_{CC} static).$ 

### AC Loading and Waveforms



 $C_L$  includes load and stray capacitance Input PRR = 1.0 MHz;  $t_w = 500$  ns





Input = AC Waveform;  $t_r = t_f = 1.8$  ns; PRR = 10 MHz; Duty Cycle = 50%

FIGURE 2. I<sub>CCD</sub> Test Circuit

V<sub>CC</sub> 90% 90% INPUT 50% 50% 10% 10% GND t<sub>PHL</sub> ⁺<sub>PLH</sub> -√он OUTPUT 50% 50% ٧<sub>ol</sub>

t<sub>f</sub> = 3 ns

FIGURE 3. AC Waveforms

www.fairchildsemi.com

3





# Tape and Reel Specification

TAPE FORMAT for SC70


Package	Таре	Number	Cavity	Cover Tape
Designator	Section	Cavities	Status	Status
	Leader (Start End)	125 (typ)	Empty	Sealed
P6X	Carrier	3000	Filled	Sealed
	Trailer (Hub End)	75 (typ)	Empty	Sealed

### TAPE DIMENSIONS inches (millimeters)






SECTION A-A




BEND RADIUS NOT TO SCALE

Package	Tape Size	DIM A	DIM B	DIM F	DIM K <sub>o</sub>	DIM P1	DIM W
SC70-6	8 mm	0.093	0.096	0.138 ± 0.004	$0.053\pm0.004$	0.157	0.315 ± 0.004
5070-0	0 11111	(2.35)	(2.45)	$(3.5\pm0.10)$	$(1.35 \pm 0.10)$	(4)	$(8\pm0.1)$



www.fairchildsemi.com



www.fairchildsemi.com

