

Is Now Part of



ON Semiconductor®

To learn more about ON Semiconductor, please visit our website at <u>www.onsemi.com</u>

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor dates sheds, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor dates sheds and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights of others. ON Semiconductor products are not designed, intended, or authorized for use on similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor and its officers, employees, subsidiaries, affliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out or i, directly or indirectly, any lange of the applicatio customer's to unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the

FAIRCHILD

SEMICONDUCTOR


FDS6982AS Dual Notebook Power Supply N-Channel PowerTrench[®] SyncFET[™] **General Description Features**

The FDS6982AS is designed to replace two single SO-8 MOSFETs and Schottky diode in synchronous DC:DC power supplies that provide various peripheral voltages for notebook computers and other battery powered electronic devices. FDS6982AS contains two unique 30V, N-channel, logic level, PowerTrench MOSFETs designed to maximize power conversion efficiency. The high-side switch (Q1) is designed with specific emphasis on reducing switching losses while the low-side switch (Q2) is optimized to reduce conduction losses. Q2 also includes an integrated Schottky diode using Fairchild's monolithic SyncFET technology.

Applications



Notebook






- Q2: Optimized to minimize conduction losses Includes SyncFET Schottky body diode
 - $R_{DS(on)}$ max= 13.5m Ω @ V_{GS} = 10V 8.6A, 30V
 - $R_{DS(on)}$ max= 16.5m Ω @ V_{GS} = 4.5V
- Low gate charge (21nC typical)
- Optimized for low switching losses Q1:

 $R_{DS(on)}$ max= 28.0m Ω @ V_{GS} = 10V 6.3A, 30V $R_{DS(on)}$ max= 35.0m Ω @ V_{GS} = 4.5V

Low gate charge (11nC typical)



Absolute Maximum Ratings T_A = 25°C unless otherwise noted

Symbol	Parameter			Q2	Q1	Units	
V _{DSS}	Drain-Sourc	rain-Source Voltage		30	30	V	
V _{GSS}	Gate-Source	e-Source Voltage		±20 ±		20 V	
ID	Drain Curre	nt - Continuous	(Note 1a)	8.6	6.3	А	
		- Pulsed		30	20		
P _D	Power Dissipation for Dual Operation			2	W		
	Power Dissipation for Single Operation (Note 1a)		(Note 1a)	1			
			(Note 1b)		1		
			(Note 1c)	0	.9		
T _J , T _{STG}	Operating and Storage Junction Temperature Range		ature Range	–55 to	°C		
Therma	I Charac	teristics					
$R_{ hetaJA}$	Thermal Resistance, Junction-to-Ambient		nt (Note 1a)	78		°C/W	
$R_{ ext{ ext{ ext{ ext{ ext{ ext{ ext{ ext$	Thermal Resistance, Junction-to-Case		(Note 1)	40		°C/W	
Packag	e Markin	g and Ordering In	formation				
Device Marking		Device	Reel Size	Tape wi	width Qua		
FDS6982AS		FDS6982AS	13"	12mm	1	2500 units	

©2008 Fairchild Semiconductor Corporation

FDS6982AS


May 2008

Symbol	Parameter	Test Conditions	Туре	Min	Тур	Max	Units
Off Cha	racteristics						
BV _{DSS}	Drain-Source Breakdown	$V_{GS} = 0 V$, $I_D = 1 mA$	Q2	30			V
	Voltage	$V_{GS} = 0 V, I_D = 250 uA$	Q1	30	- 00		1/100
<u>ΔBVdss</u> ΔT.i	Breakdown Voltage Temperature Coefficient	$I_D = 1 \text{ mA}$, Referenced to 25°C $I_D = 250 \mu A$, Referenced to 25°C	Q2 Q1		28 24		mV/°C
I _{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = 24 \text{ V}, V_{GS} = 0 \text{ V}$	Q2 Q1			500 1	μA
I _{GSS}	Gate-Body Leakage	$V_{GS} = \pm 20 \text{ V}, V_{DS} = 0 \text{ V}$	Q2 Q1			±100	nA
On Cha			QI				
V _{GS(th)}	racteristics (Note 2) Gate Threshold Voltage	$V_{DS} = V_{GS}, \qquad I_D = 1 \text{ mA}$	Q2	1	1.4	3	V
V GS(th)	Gale Threshold Voltage	$V_{DS} = V_{GS}$, $I_D = 1 \text{ In A}$ $V_{DS} = V_{GS}$, $I_D = 250 \ \mu\text{A}$	Q2 Q1	1	1.9	3	v
$\Delta V_{GS(th)}$	Gate Threshold Voltage	I _D = 1 mA, Referenced to 25°C	Q2		-3.1		mV/°C
$\Delta T_{\rm J}$	Temperature Coefficient	I_D = 250 uA, Referenced to 25°C	Q1		-4.3		
20(011)	Static Drain-Source	V _{GS} = 10 V, I _D = 8.6 A	Q2		11	13.5	mΩ
	On-Resistance	$V_{GS} = 10 \text{ V}, \text{ I}_{D} = 8.6 \text{ A}, \text{ T}_{J} = 125^{\circ}\text{C}$			16 13	20.0 16.5	
		$V_{GS} = 4.5 \text{ V}, I_D = 7.5 \text{ A}$ $V_{GS} = 10 \text{ V}, I_D = 6.3 \text{ A}$	Q1		20	28	_
		$V_{GS} = 10 \text{ V}, \text{ I}_{D} = 6.3 \text{ A}, \text{ T}_{J} = 125^{\circ}\text{C}$	<u> </u>		26	33	
		V _{GS} = 4.5 V, I _D = 5.6 A			25	35	
I _{D(on)}	On-State Drain Current	$V_{GS} = 10 V$, $V_{DS} = 5 V$	Q2 Q1	30 20			A
g _{FS}	Forward Transconductance	$V_{DS} = 5 V$, $I_{D} = 8.6 A$	Q2		32		S
		$V_{DS} = 5 V$, $I_{D} = 6.3 A$	Q1		19		
	c Characteristics				1050		
C _{iss}	Input Capacitance	$V_{DS} = 10 V$, $V_{GS} = 0 V$, f = 1.0 MHz	Q2 Q1		1250 610		pF
C _{oss}	Output Capacitance		Q2 Q1		410 180		pF
C _{rss}	Reverse Transfer Capacitance		Q1 Q2		130		pF
- 135			Q1		85		P
R_{G}	Gate Resistance	$V_{GS} = 15 mV$, f = 1.0 MHz	Q2 Q1		1.4 2.2		Ω
.							
	ng Characteristics (Note 2 Turn-On Delay Time	$V_{DD} = 15 V, I_D = 1 A,$	Q2		9	18	ns
•a(on)		$V_{GS} = 10V, R_{GEN} = 6 \Omega$	Q1		10	20	no
t _r	Turn-On Rise Time		Q2 Q1		6 7	12 14	ns
t _{d(off)}	Turn-Off Delay Time	-	Q2		27	44	ns
t _f	Turn-Off Fall Time		Q1 Q2		24 11	39 20	ns
	Turn-On Delay Time	V _{DD} = 15 V, I _D = 1 A,	Q1		3 12	6 22	
t _{d(on)}	-	$V_{DD} = 15 V$, $T_D = 1 A$, $V_{GS} = 4.5V$, $R_{GEN} = 6 \Omega$	Q2 Q1		12	22 22	ns
t _r	Turn-On Rise Time		Q2 Q1		13 14	23 25	ns
t _{d(off)}	Turn-Off Delay Time	1	Q2		19	34	ns
t.	Turn-Off Fall Time	4	Q1 Q2		15 10	27 20	ne
t _f			Q2 Q1		5	20 10	ns

Symbol	Parameter	Test Conditions		Туре	Min	Тур	Max	Units
Switchi	ng Characteristics (Note 2	:)						•
Q _{g(TOT)}	Total Gate Charge at Vgs=10V	Q2:		Q2		21	30	nC
		$v_{DS} = 15 v, I_D = 11.5A$		Q1		11	15	
Qg	Total Gate Charge at Vgs=5V	Q1: V _{DS} = 15 V, I _D = 6.3A		Q2 Q1		12 6	16 9	nC
Q _{gs}				Q2		3.1	-	nC
- 93	Gate-Source Charge			Q1		1.8		
Q _{gd}	Gate-Drain Charge			Q2 Q1		3.6 2.4		nC
Drain–S	Source Diode Characteri Maximum Continuous Drain-So			Q2			3.0	A
Trr	Reverse Recovery Time	I _F = 11.5 A,		Q1 Q2		19	1.3	ns
	,			QL				-
Q _{rr}	Reverse Recovery Charge	$d_{iF}/d_t = 300 \text{ A}/\mu \text{s} \qquad (\text{Note 3})$				12		nC
Trr	Reverse Recovery Time	I _F = 6.3 A,		Q1		20		ns
Qrr	Reverse Recovery Charge	$d_{iF}/d_t = 100 \text{ A}/\mu\text{s}$	(Note 3)			9		nC
08	Drain-Source Diode Forward Voltage	$V_{GS} = 0 V, I_S = 3 A$ (Note 2)	Q2		0.5	0.7	V	
		V _{GS} = 0 V, I _S = 6 A	(Note 2)	Q2		0.6	1.0	
		$V_{GS} = 0 V, I_{S} = 1.3 A$	(Note 2)	Q1		0.8	1.2	

1. R_{0JA} is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R_{0JC} is guaranteed by design while R_{0CA} is determined by the user's board design.

b)



78°C/W when mounted on a 0.5in² pad of 2 oz copper

a)




125°C/W when mounted on a 0.02 in² pad of 2 oz copper


135°C/W when mounted on a minimum pad.


Scale 1 : 1 on letter size paper


2. Pulse Test: Pulse Width < 300 μ s, Duty Cycle < 2.0%

3. See "SyncFET Schottky body diode characteristics" below.









Typical Characteristics (continued)

SyncFET Schottky Body Diode Characteristics

Fairchild's SyncFET process embeds a Schottky diode in parallel with PowerTrench MOSFET. This diode exhibits similar characteristics to a discrete external Schottky diode in parallel with a MOSFET. **Figure 23** shows the reverse recovery characteristic of the FDS6982AS.




Figure 23. FDS6982AS SyncFET body diode reverse recovery characteristic.

For comparison purposes, **Figure 24** shows the reverse recovery characteristics of the body diode of an equivalent size MOSFET produced without SyncFET (FDS6982).




Figure 24. Non-SyncFET (FDS6982) body diode reverse recovery characteristic.

Schottky barrier diodes exhibit significant leakage at high temperature and high reverse voltage. This will increase the power in the device.





Figure 25. SyncFET body diode reverse leakage versus drain-source voltage and temperature







SEMICONDUCTOR

TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidianries, and is not intended to be an exhaustive list of all such trademarks.

FPS™ ACEx® PDP-SPM™ The Power Franchise[®] Build it Now™ F-PFS™ Power-SPM™ power CorePLUS™ FRFET® PowerTrench[®] franchise Programmable Active Droop™ CorePOWER™ Global Power ResourceSM TinvBoost™ **QFET**® CROSSVOLT™ Green FPS™ TinyBuck™ QS™ TinyLogic® CTL™ Green FPS™ e-Series™ GTO™ TINYOPTO™ Current Transfer Logic™ Quiet Series™ **EcoSPARK**[®] IntelliMAX™ RapidConfigure™ TinyPower™ EfficentMax™ **ISOPLANAR**[™] Saving our world 1mW at a time™ TinyPWM™ EZSWITCH™ * MegaBuck™ SmartMax™ TinyWire™ µSerDes™ MICROCOUPLER™ SMART START™ SPM[®] MicroFET™ N MicroPak™ STEALTH™ airchild® UHC® MillerDrive™ SuperFET™ Fairchild Semiconductor® MotionMax™ Ultra FRFET™ SuperSOT™-3 FACT Quiet Series™ UniFET™ Motion-SPM™ SuperSOT™-6 SuperSOT™-8 FACT® **OPTOLOGIC**[®] VCX™ FAST® **OPTOPLANAR[®]** SuperMOS™ VisualMax™ FastvCore™ GENERAL ®

* EZSWITCH[™] and FlashWriter[®] are trademarks of System General Corporation, used under license by Fairchild Semiconductor.

DISCLAIMER

FlashWriter[®] *

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS. SPECIFICALLY THE WARRANTY THEREIN. WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- 2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS Definition of Terms

Datasheet Identification	Product Status	Definition			
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.			
Preliminary	First Production	This datasheet contains preliminary data; supplementary data will be pub- lished at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.			
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.			
Obsolete	Not In Production	This datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.			