

Is Now Part of



# **ON Semiconductor**®

To learn more about ON Semiconductor, please visit our website at <u>www.onsemi.com</u>

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor dates sheds, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor dates sheds and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights of others. ON Semiconductor products are not designed, intended, or authorized for use on similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor and its officers, employees, subsidiaries, affliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out or i, directly or indirectly, any lange of the applicatio customer's to unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the

December 2006

# FDC638APZ P-Channel 2.5V PowerTrench<sup>®</sup> Specified MOSFET –20V, –4.5A, 43mΩ

#### Features

- Max  $r_{DS(on)}$  = 43m $\Omega$  at V<sub>GS</sub> = -4.5V, I<sub>D</sub> = -4.5A
- Max  $r_{DS(on)}$  = 68m $\Omega$  at V<sub>GS</sub> = -2.5V, I<sub>D</sub> = -3.8A
- Low gate charge (8nC typical).
- High performance trench technology for extremely low r<sub>DS(on)</sub>.
- SuperSOT<sup>TM</sup> –6 package:small footprint (72% smaller than standard SO–8) low profile (1mm thick).
- RoHS Compliant




# **General Description**


This P-Channel 2.5V specified MOSFET is produced using Fairchild Semiconductor's advanced PowerTrench<sup>®</sup> process that has been especially tailored to minimize the on-state resistance and yet maintain low gate charge for superior switching performance

These devices are well suited for battery power applications:load switching and power management,battery charging circuits,and DC/DC conversion.

### Application

■ DC - DC Conversion





#### MOSFET Maximum Ratings TA= 25°C unless otherwise noted

Symbol	Parameter	Ratings	Units		
V <sub>DS</sub>	Drain to Source Voltage		-20	V	
V <sub>GS</sub>	Gate to Source Voltage		±12	V	
I <sub>D</sub>	Drain Current -Continuous	(Note 1a)	-4.5	Α	
	-Pulsed		-20		
P <sub>D</sub>	Power Dissipation	(Note 1a)	1.6		
	Power Dissipation	(Note 1b)	0.8		
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Junction Temperature Range		-55 to +150	°C	

#### **Thermal Characteristics**

$R_{\thetaJA}$	Thermal Resistance, Junction to Ambient	(Note 1a)	78	°C/W
$R_{ heta JA}$	Thermal Resistance, Junction to Ambient	(Note 1b)	156	C/VV

#### Package Marking and Ordering Information

Device Marking	vice Marking Device		Tape Width	Quantity
.638Z	FDC638APZ	7"	8mm	3000 units


Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
	cteristics				l	
BV <sub>DSS</sub>	Drain to Source Breakdown Voltage	I <sub>D</sub> = -250μA, V <sub>GS</sub> = 0V	-20			V
∆BV <sub>DSS</sub>	Breakdown Voltage Temperature		20			
$\Delta T_{J}$	Coefficient	$I_D = -250\mu A$ , referenced to $25^{\circ}C$		-9.4		mV/°C
1	Zero Gate Voltage Drain Current	V <sub>DS</sub> = -16V,			-1	
DSS	Zero Gale voltage Drain Current	$V_{GS} = 0V$ $T_J = 55^{\circ}C$			-10	μA
I <sub>GSS</sub>	Gate to Source Leakage Current	$V_{GS} = \pm 12V, V_{DS} = 0V$			±10	μA
On Chara	cteristics					
V <sub>GS(th)</sub>	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_{D} = -250 \mu A$	-0.4	-0.8	-1.5	V
$\Delta V_{GS(th)}$	Gate to Source Threshold Voltage		0.4		1.0	
$\Delta T_{J}$	Temperature Coefficient	$I_D = -250\mu A$ , referenced to $25^{\circ}C$		2.9		mV/°C
		$V_{GS} = -4.5V, I_{D} = -4.5A$		37	43	
r <sub>DS(on)</sub>	Static Drain to Source On Resistance	$V_{GS} = -2.5V, I_D = -3.8A$		52	68	mΩ
( )		$V_{GS} = -4.5V, I_D = -4.5A, T_J = 125^{\circ}C$		50	72	
I <sub>D(on)</sub>	On-State Drain Current	$V_{GS} = -10V, V_{DS} = -4.5A$	-20			Α
9FS	Forward Transconductance	$V_{DS} = -10V$ , $I_{D} = -4.5A$		18		S
Dynamic	Characteristics					
-	Input Capacitance			750	1000	pF
C <sub>iss</sub>	Output Capacitance	V <sub>DS</sub> = -10V, V <sub>GS</sub> = 0V,		155	210	pF
C <sub>oss</sub> C <sub>rss</sub>	Reverse Transfer Capacitance	f = 1MHz		130	195	pF
				100	100	P1
Switching	Characteristics (Note 2)			1	1	
t <sub>d(on)</sub>	Turn-On Delay Time			6	12	ns
t <sub>r</sub>	Rise Time	−V <sub>DD</sub> = –5V, I <sub>D</sub> = –4.5A −V <sub>GS</sub> = –4.5V, R <sub>GEN</sub> = 6Ω		20	31	ns
t <sub>d(off)</sub>	Turn-Off Delay Time	UGS 4.00, NGEN 032		48	77	ns
t <sub>f</sub>	Fall Time			47	72	ns
Q <sub>g(TOT)</sub>	Total Gate Charge	$V_{GS} = 0V \text{ to } -4.5V$ $V_{DD} = -5V$ $I_D = -4.5A$		8	12	nC
Q <sub>gs</sub>	Gate to Source Gate Charge	I <sub>D</sub> = -4.5A		2		nC
Q <sub>gd</sub>	Gate to Drain "Miller" Charge			2		nC
Drain-Sou	urce Diode Characteristics					
I <sub>S</sub>	Maximum Continuous Drain-Source Dic	de Forward Current			-1.3	Α
V <sub>SD</sub>	Source to Drain Diode Forward Voltage			-0.8	-1.2	V
t <sub>rr</sub>	Reverse Recovery Time			24	36	ns
Q <sub>rr</sub>	Reverse Recovery Charge	−I <sub>F</sub> = −4.5A, di/dt = 100A/μs		13	20	nC
	Im of the junction-to-case and case-to-ambient resistar y design while $R_{\theta CA}$ is determined by user's board desi a. 78°C/W when mounted on a 1 in <sup>2</sup> pad of 2 oz copper on	gn.	hen mounted	ton a	of the drair	η pins.R <sub>θJC</sub>

FDC638APZ Rev.B

00000

2: Pulse Test: Pulse Width < 300 $\mu$ s, Duty cycle < 2.0%.


www.fairchildsemi.com



FDC638APZ Rev.B

3

www.fairchildsemi.com



FDC638APZ Rev.B

4

www.fairchildsemi.com

#### TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx™ ActiveArray™ Bottomless™ Build it Now<sup>™</sup> CoolFET™ CROSSVOLT™ DOME™ **EcoSPARK™** E<sup>2</sup>CMOS™ EnSigna™ FACT® FAST® FASTr™ FPS™ FRFET™

FACT Quiet Series™ GlobalOptoisolator™ GTO™ HiSeC™ I<sup>2</sup>C™ i-Lo™ ImpliedDisconnect<sup>™</sup> IntelliMAX<sup>™</sup> **ISOPLANAR™** LittleFET™ MICROCOUPLER™ MicroFET™ MicroPak™ MICROWIRE™ MSX™ MSXPro™

OCX™ OCXPro™ **OPTOLOGIC**<sup>®</sup> OPTOPLANAR™ PACMAN™ POP™ Power247™ PowerEdge™ PowerSaver™ PowerTrench® **QFET<sup>®</sup>** QS™ QT Optoelectronics™ Quiet Series<sup>™</sup> RapidConfigure<sup>™</sup> RapidConnect™ µSerDes™ ScalarPump™

SILENT SWITCHER® SMART START™ SPM™ Stealth™ SuperFET™ SuperSOT™-3 SuperSOT<sup>™</sup>-6 SuperSOT<sup>™</sup>-8 SyncFET™ ТСМ™ TinyBoost™ TinyBuck™ TinyPWM™ TinyPower™ TinyLogic<sup>®</sup> TINYOPTO™ TruTranslation™ UHC®

UniFET™ VCX™

Wire™

The Power Franchise<sup>®</sup>

Programmable Active Droop™

Across the board. Around the world.™

FDC638ASPZ P-Channel 2.5V PowerTrench<sup>®</sup> Specified MOSFET

## DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

#### As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

#### PRODUCT STATUS DEFINITIONS Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.

**Rev** 122