

Is Now Part of



ON Semiconductor®

To learn more about ON Semiconductor, please visit our website at <u>www.onsemi.com</u>

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor dates sheds, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor dates sheds and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights of others. ON Semiconductor products are not designed, intended, or authorized for use on similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor and its officers, employees, subsidiaries, affliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out or i, directly or indirectly, any lange of the applicatio customer's to unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the

74VHC574 Octal D-Type Flip-Flop with 3-STATE Outputs

74VHC574 **Octal D-Type Flip-Flop with 3-STATE Outputs**

General Description

FAIRCHILD

SEMICONDUCTOR

The VHC574 is an advanced high speed CMOS octal flipflop with 3-STATE output fabricated with silicon gate CMOS technology. It achieves the high speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation. This 8-bit D-type flip-flop is controlled by a clock input (CP) and an output enable input (\overline{OE}) . When the \overline{OE} input is HIGH, the eight outputs are in a high impedance state.

An input protection circuit ensures that 0V to 7V can be applied to the input pins without regard to the supply voltage. This device can be used to interface 5V to 3V systems and two supply systems such as battery back up. This circuit prevents device destruction due to mismatched supply and input voltages.

Features


- High Speed: t_{PD} = 5.6 ns (typ) at V_{CC} = 5V
- High Noise Immunity: V_{NIH} = V_{NIL} = 28% V_{CC} (Min)
- Power Down Protection is provided on all inputs
- Low Noise: V_{OLP} = 0.6V (typ)
- Low Power Dissipation: I_{CC} = 4 µA (Max) @ T_A = 25°C
- Pin and Function Compatible with 74HC574

Ordering Code:

Order Number	Package Number	Package Description
74VHC574M	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
74VHC574SJ	M20D	Pb-Free 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74VHC574MTC	MTC20	20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74VHC574N	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Pb-Free package per JEDEC J-STD-020B.

Logic Symbol



Connection Diagram

0E

DO

D1

D₂

D3

 D_5

D₆

D-7

GND



Pin Descriptions

Pin Names	Description	
D ₀ –D ₇	Data Inputs	
CP Clock Pulse Input		
OE	3-STATE Output Enable Input	
0 ₀ –0 ₇	3-STATE Outputs	

Functional Description

The VHC574 consists of eight edge-triggered flip-flops with individual D-type inputs and 3-STATE true outputs. The buffered clock and buffered Output Enable are common to all flip-flops. The eight flip-flops will store the state of their individual D inputs that meet the setup and hold time requirements on the LOW-to-HIGH Clock (CP) transition. With the Output Enable (\overline{OE}) LOW, the contents of the eight flip-flops are available at the outputs. When the \overline{OE} is HIGH, the outputs go to the high impedance state. Operation of the \overline{OE} input does not affect the state of the flip-flops.


Truth Table

	Inputs		Outputs
D _n	СР	OE	O _n
Н	~	L	Н
L	~	L	L
х	х	н	Z

H = HIGH Voltage Level L = LOW Voltage Level

X = Immaterial

Z = High Impedance $\mathcal{I} =$ LOW-to-HIGH Transition



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings(Note 1)

Supply Voltage (V/	-0.5V to +7.0V
Supply Voltage (V _{CC})	-0.5V 10+7.0V
DC Input Voltage (V _{IN})	-0.5V to +7.0V
DC Output Voltage (V _{OUT})	$-0.5V$ to V_{CC} + 0.5V
Input Diode Current (I _{IK})	–20 mA
Output Diode Current	±20 mA
DC Output Current (I _{OUT})	±25 mA
DC V _{CC} /GND Current (I _{CC})	±75 mA
Storage Temperature (T _{STG})	-65°C to +150°C
Lead Temperature (TL)	
(Soldering, 10 seconds)	260°C

Recommended Operating

Conditions (Note 2)

Supply Voltage (V _{CC})	2.0V to +5.5V
Input Voltage (V _{IN})	0V to +5.5V
Output Voltage (V _{OUT})	0V to V _{CC}
Operating Temperature (T _{OPR})	-40°C to +85°C
Input Rise and Fall Time (t_r, t_f)	
$V_{CC} = 3.3V \pm 0.3V$	0 ~ 100 ns/V
$V_{CC} = 5.0V \pm 0.5V$	0 ~ 20 ns/V

Note 1: Absolute Maximum Ratings are values beyond which the device may be damaged or have its useful life impaired. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation outside databook specifications.

Note 2: Unused inputs must be held HIGH or LOW. They may not float.

DC Electrical Characteristics

Symbol	Parameter	V _{CC}		$T_A = 25^{\circ}C$		$T_A = -40^\circ$	C to +85°C	Units	Cor	nditions
Cymbol	i di di lictor	(V)	Min	Тур	Max	Min	Max	Onita	001	lations
VIH	HIGH Level	2.0	1.50			1.50		V		
	Input Voltage	3.0 - 5.5	0.7 V _{CC}			0.7 V _{CC}		v		
VIL	LOW Level	2.0			0.50		0.50	V		
	Input Voltage	3.0 - 5.5			0.3 V _{CC}		0.3 V _{CC}	v		
V _{OH}	HIGH Level	2.0	1.9	2.0		1.9			$V_{IN} = V_{IH}$	$I_{OH} = -50 \ \mu A$
	Output Voltage	3.0	2.9	3.0		2.9		V	or V _{IL}	
		4.5	4.4	4.5		4.4				
		3.0	2.58			2.48		V	1	$I_{OH} = -4 \text{ mA}$
		4.5	3.94			3.80		v		$I_{OH} = -8 \text{ mA}$
V _{OL}	LOW Level	2.0		0.0	0.1		0.1		$V_{IN} = V_{IH}$	I _{OL} = 50 μA
	Output Voltage	3.0		0.0	0.1		0.1	V	or V _{IL}	
		4.5		0.0	0.1		0.1			
		3.0			0.36		0.44	V	1	$I_{OL} = 4 \text{ mA}$
		4.5			0.36		0.44	v		$I_{OL} = 8 \text{ mA}$
I _{OZ}	3-STATE	5.5			±0.25		±2.5	μΑ	$V_{IN} = V_{IH} o$	r V _{IL}
	Output Off-State Current								$V_{OUT} = V_{CO}$	_C or GND
I _{IN}	Input Leakage	0 - 5.5			±0.1		±1.0	μA	$V_{IN} = 5.5V$	or GND
	Current									
I _{CC}	Quiescent Supply	5.5			4.0		40.0	μA	$V_{IN} = V_{CC} $	or GND
	Current									

Noise Characteristics

Symbol	Parameter	V _{cc}	T _A =	25°C	Units	Conditions	
Cymbol	i urumotor	(V)	Тур	Limits	onno		
V _{OLP} (Note 3)	Quiet Output Maximum Dynamic V _{OL}	5.0	1.0	1.2	V	C _L = 50 pF	
V _{OLV} (Note 3)	Quiet Output Minimum Dynamic V _{OL}	5.0	-0.8	-1.0	V	C _L = 50 pF	
V _{IHD} (Note 3)	Minimum HIGH Level Dynamic Input Voltage	5.0		3.5	V	C _L = 50 pF	
V _{ILD} (Note 3)	Maximum LOW Level Dynamic Input Voltage	5.0		1.5	V	C _L = 50 pF	

Note 3: Parameter guaranteed by design.

4
~
ŝ
C
Ť
5
4
Ň

AC Electrical Characteristics


Symbol	Parameter	V _{cc}		$T_A = 25^{\circ}C$		$T_A = -40^{\circ}$	C to +85°C	Units	Conditions	
Cymbol	i ulullotoi	(V)	Min	Тур	Max	Min	Max			
t _{PLH}	Propagation Delay	$\textbf{3.3}\pm\textbf{0.3}$		8.5	13.2	1.0	15.5	ns		$C_{L} = 15 \text{ p}$
t _{PHL}	Time (CP to O _n)			11.0	16.7	1.0	19.0	115		$C_L = 50 p$
		5.0 ± 0.5		5.6	8.6	1.0	10.0	ns		$C_{L} = 15 \text{ p}$
				7.1	10.6	1.0	12.0	115		$C_L = 50 p$
t _{PZL}	3-STATE Output	$\textbf{3.3}\pm\textbf{0.3}$		8.2	12.8	1.0	15.0	ns	$R_L = 1 \ k\Omega$	C _L = 15 p
t _{PZH}	Enable Time			10.7	16.3	1.0	18.5	115		$C_L = 50 p$
		5.0 ± 0.5		5.9	9.0	1.0	10.5	ns		$C_{L} = 15 \text{ p}$
				7.4	11.0	1.0	12.5	115		$C_L = 50 \text{ p}$
t _{PLZ}	3-STATE Output	$\textbf{3.3}\pm\textbf{0.3}$		11.0	15.0	1.0	17.0	ns	$R_L = 1 \ k\Omega$	$C_L = 50 p$
t _{PHZ}	Disable Time	5.0 ± 0.5		7.1	10.1	1.0	11.5	115		$C_L = 50 p$
t _{OSLH}	Output to	$\textbf{3.3}\pm\textbf{0.3}$			1.5		1.5	ns	(Note 4)	$C_{L} = 50 \text{ p}$
t _{OSHL}	Output Skew	5.0 ± 0.5			1.0		1.0	113		$C_L = 50 p$
f _{MAX}	Maximum Clock	$\textbf{3.3}\pm\textbf{0.3}$	80	125		65				C _L = 15 p
	Frequency		50	75		45		MHz		$C_{L} = 50 \text{ p}$
		5.0 ± 0.5	130	180		110		IVIT 12		$C_{L} = 15 \text{ p}$
			85	115		75				$C_{L} = 50 \text{ p}$
CIN	Input			4	10		10	pF	$V_{CC} = Ope$	n
	Capacitance									
C _{OUT}	Output			6				pF	V _{CC} = 5.0\	/
	Capacitance					1				
C _{PD}	Power Dissipation			28				pF	(Note 5)	
	Capacitance									


Note 4: Parameter guaranteed by design. $t_{OSLH} = |t_{PLH max} - t_{PLH min}|$; $t_{OSHL} = |t_{PHL max} - t_{PHL min}|$

Note 5: C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation: I_{CC} (opr.) = $C_{PD} * V_{CC} * f_{|N} + I_{CC}/8$ (per F/F). The total C_{PD} when n pcs. of the Octal D Flip-Flop operates can be calculated by the equation: C_{PD} (total) = 20 + 8n.


AC Operating Requirements

Symbol	Parameter	V _{cc}		$T_A = 25^{\circ}C$		$T_A = -40^{\circ}$	Units	
		(V)	Min	Тур	Max	Min	Max	Units
t _W (H)	Minimum Pulse Width (CP)	$\textbf{3.3}\pm\textbf{0.3}$	5.0			5.0		ns
t _W (L)		5.0 ± 0.5	5.0			5.0		115
t _S	Minimum Set-Up Time	$\textbf{3.3}\pm\textbf{0.3}$	3.5			3.5		
		5.0 ± 0.5	3.5			3.5		ns
t _H	Minimum Hold Time	$\textbf{3.3}\pm\textbf{0.3}$	1.5			1.5		115
		5.0 ± 0.5	1.5			1.5		





www.fairchildsemi.com



74VHC574

