

Power Supply and Watchdog Timer Monitoring Circuit

ADM9690

FEATURES

Precision Voltage Monitor (4.31 V)
Watchdog Timeout Monitor
Selectable Watchdog Timeout—0.75 ms, 1.5 ms,
12.5 ms, 25 ms
Two RESET Outputs


APPLICATIONS
Microprocessor Systems
Computers
Printers
Controllers
Intelligent Instruments

GENERAL DESCRIPTION

The ADM9690 contains a voltage monitoring comparator and a watchdog timer monitor. It is designed to monitor the 5 V power supply to a microprocessor and the microprocessor operation via a watchdog function.

The voltage monitoring comparator monitors the voltage on $V_{\rm MON}.$ If it drops outside tolerance, as will happen during a power-fail, two reset signals are generated. Both reset signals go active (low) simultaneously. They will remain active while $V_{\rm MON}$ is below the threshold, and for 50 ms (RESET(1)) or 60 ms (RESET(2)) after $V_{\rm MON}$ climbs above the reset threshold. RESET(1) is intended to provide a power-on reset signal for the μP while RESET(2) is used to hold additional circuitry in a reset state until the μP has regained control following a power-up. The voltage monitoring circuitry remains operational with $V_{\rm CC}$ as low as 2 V.

FUNCTIONAL BLOCK DIAGRAM



The watchdog timer monitoring circuit is designed to monitor the activity on the WDI input. This input is normally connected to an output line on the $\mu P.$ Its function is to check that the microprocessor has not stalled in an infinite loop. If there is a period of inactivity for the watchdog timeout period, both reset outputs are activated. As above, RESET(1) remains low for 50 ms while $\overline{RESET(2)}$ remains low for an additional 10 ms. The watchdog timer is restarted when RESET(1) goes inactive. The actual watchdog timeout period is adjustable using two select inputs SEL1 and SEL2.

The ADM9690 is available in an 8-lead SOIC package. It is specified over the industrial temperature range.

ADM9690* Product Page Quick Links

Last Content Update: 08/30/2016

Comparable Parts <a> □

View a parametric search of comparable parts

Documentation <a>□

Data Sheet

 ADM9690: Power Supply and Watchdog Timer Monitoring Circuit Data Sheet

Reference Materials -

Product Selection Guide

- Supervisory Devices Complementary Parts Guide for Altera FPGAs
- Supervisory Devices Complementary Parts Guide for Xilinx FPGAs

Solutions Bulletins & Brochures

· Voltage Monitoring Products Applications Guide

Design Resources -

- ADM9690 Material Declaration
- PCN-PDN Information
- Quality And Reliability
- · Symbols and Footprints

Discussions <a>□

View all ADM9690 EngineerZone Discussions

Sample and Buy -

Visit the product page to see pricing options

Technical Support -

Submit a technical question or find your regional support number

^{*} This page was dynamically generated by Analog Devices, Inc. and inserted into this data sheet. Note: Dynamic changes to the content on this page does not constitute a change to the revision number of the product data sheet. This content may be frequently modified.

$\textbf{ADM9690-SPECIFICATIONS} \ \, (\textbf{V}_{\text{CC}} = \textbf{Full Operating Range}. \ \, \textbf{T}_{\text{A}} = \textbf{T}_{\text{MIN}} \ \, \text{to T}_{\text{MAX}} \ \, \text{unless otherwise noted})$

Parameter	Min	Typ	Max	Units	Test Conditions/Comments
V _{CC} OPERATING VOLTAGE RANGE	4.3		5.5	V	
SUPPLY CURRENT		55	100	μА	
RESET AND WATCHDOG TIMER Reset Voltage Threshold Reset Threshold Hysteresis Reset Timeout Delay (t ₁) RESET(2) Timeout Delay (t ₂)	4.2	4.31 30 50 10	4.42 75 15	V mV ms ms	V_{MON} Falling $T_A = 0$ °C to +70°C Figure 7, 8 Figure 7, 8
WATCHDOG TIMEOUT PERIOD (TWD)	0.4 1.0 9.0 18	0.75 1.5 12.5 25	1.28 2.4 19 38	ms ms ms ms	SEL2 = 0, SEL1 = 0 SEL2 = 0, SEL1 = 1 SEL2 = 1, SEL1 = 0 SEL2 = 1, SEL1 = 1
WDI INPUT PULSEWIDTH RESET(1)/(2) Output Voltage	3.5	0.1 0.3 0.45	0.4 0.4 0.7	ns V V V	$V_{IL} = 0.4, V_{IH} = 3.5 \text{ V}$ $I_{SINK} = 3.2 \text{ mA}$ $I_{SINK} = 10 \text{ mA},$ $I_{SINK} = 15 \text{ mA},$ $I_{SOURCE} = 1 \mu\text{A}$
WDI INPUT THRESHOLD Logic Low Logic High WDI Input Current SEL1/2 Input Current	3.5 -5 -1 -10	1.2 -1.2	0.8 5 +1 10	V V μA μA μA	150 ns Pulse 150 ns Pulse WDI = V _{CC} WDI = 0 V SEL = V _{CC} SEL = 0 V

Specifications subject to change without notice.

-2- REV. A

ADM9690

ABSOLUTE MAXIMUM RATINGS*

$(T_A = +25^{\circ}C \text{ unless otherwise noted})$		
V_{CC}		
V_{MON} 0.3 V to V_{CC} + 0.3 V		
Input Current		
V _{CC} 200 mA		
GND 200 mA		
Digital Output Current 200 mA		
Power Dissipation, R-8 SOIC 400 mW		
θ_{IA} Thermal Impedance		
Industrial (A Version)		

 Lead Temperature (Soldering, 10 secs)
 +300°C

 Vapor Phase (60 secs)
 +215°C

 Infrared (15 secs)
 +220°C

 Storage Temperature Range
 -65°C to +150°C


 ESD Rating
 4 kV

*Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum ratings for extended periods of time may affect device reliability.

ORDERING GUIDE

Model	Temperature	Package	Package
	Range	Description	Option
ADM9690AR	−40°C to +85°C	8-Lead Narrow Body SOIC	SO-8

PIN CONFIGURATION



PIN FUNCTION DESCRIPTIONS

Mnemonic	Function
$\overline{\mathrm{V}_{\mathrm{CC}}}$	Power Supply Input; +5 V.
V_{MON}	Voltage Monitoring Input.
GND	0 V. Ground reference for all signals.
RESET(1)	Logic Output. $\overline{RESET(1)}$ goes low if V_{MON} falls below the Reset Threshold or the Watchdog timer is not serviced within its timeout period. The reset threshold is typically 4.4 V for the ADM9690. $\overline{RESET(1)}$ remains low for 50 ms after V_{CC} returns above the threshold. $\overline{RESET(1)}$ also goes low for 50 ms if the Watchdog Timer is not serviced within its timeout period.
RESET(2)	Logic Output. RESET(2) goes low simultaneously with RESET(1) but remains low for an additional 10 ms.
WDI	Watchdog Input. If an edge is not detected on WDI within the selectable watchdog timeout period, $\overline{RESET(1)}$ and $\overline{RESET(2)}$ are forced low for their respective timeout periods. The watchdog timer restarts with each positive or negative going transition on the WDI line. Following a reset it is restarted when $\overline{RESET(1)}$ goes inactive (high). The Watchdog Timer may be disabled if WDI is left floating or is driven to midsupply.
SEL1, 2	Watchdog Timeout selection inputs. Refer to Table I.

REV. A -3-

ADM9690-Typical Performance Curves




Figure 1. Reset Output Voltage vs. Supply




Figure 2. Reset Voltage Threshold vs. Temperature




Figure 3. Watchdog and Reset Timeout Period vs. Supply $@-40^{\circ}C$




Figure 4. Supply Current vs. Temperature




Figure 5. Typical Application Circuit

-4- REV. A

ADM9690

POWER SUPPLY AND WATCHDOG MONITORING CIRCUIT

The ADM9690 contains a power supply voltage monitoring comparator and a watchdog timer monitor. Either V_{MON} dropping outside tolerance or the watchdog timer timing out results in a reset sequence as discussed below. Two reset outputs are provided. $\overline{RESET(1)}$ and $\overline{RESET(2)}$.

POWER FAIL/POWER-ON RESET

When V_{MON} falls below the reset threshold (4.4 V) both RESET outputs are forced low immediately.

On power-up, $\overline{RESET(1)}$ will remain low for 50 milliseconds after V_{MON} rises above the reset threshold. This provides a power-on reset for the microprocessor. $\overline{RESET(2)}$ remains active low for an additional 10 ms. $\overline{RESET(1)}$ is intended to




Figure 6. Functional Block Diagram




Figure 7. Power-On RESET Timing

provide a power-on reset signal for the μP while $\overline{RESET(2)}$ is used to hold additional circuitry in a reset state until the μP has regained control following a power-up.

The guaranteed minimum and maximum thresholds for the ADM9690 are 4.3 V and 4.5 V.

Watchdog Timer \overline{RESET}

The watchdog timer circuit monitors the activity of the microprocessor in order to check that it is not stalled in an infinite loop. An output line on the processor may be used to toggle the Watchdog Input (WDI) line. If this line is not toggled within the selected timeout period, both \overline{RESET} outputs are taken active (low). $\overline{RESET(1)}$ remains low for 50 ms and $\overline{RESET(2)}$ remains low for an additional 10 ms . Each transition (either positive-going or negative-going) of WDI after $\overline{RESET(1)}$ has gone inactive restarts the watchdog timer. The actual watchdog timeout period is adjustable using SEL1 and SEL2. Four timeout periods are selectable. Please refer to Table I.

The watchdog timer is restarted at the end of RESET(1) ($\overline{RESET}(1)$ going high), whether the reset was caused by lack of activity on WDI or by V_{MON} falling below the reset threshold.

Table I.

SEL2	SEL1	Watchdog Timeout Period t _{WD} (ms)
0	0	0.75
0	1	1.5
1	0	12.5
1	1	25




Figure 8. Watchdog RESET Timing

REV. A -5-

OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).

8-Lead Narrow Body SOIC (SO-8)

