

## Product Change Notice (PCN)

**Subject:** Datasheet Specification Change for Listed Intersil ISL78365ARZ\* Products

**Publication Date:** 10/31/2016

**Effective Date:** 5/1/2017

**Revision Description:**

Initial Release

**Description of Change:**

This notice is to inform you, that as a result of our continuous improvement activities, Intersil has updated the electrical specification table limits. The changes to parameters apply to the following products:

ISL78365ARZ    ISL78365ARZ-T    ISL78365ARZ-T7A

**Reason for Change:**

The change aligns the data sheet with the product characteristics. Details regarding the change are contained on the following page. To request an updated data sheet please use the link on the Intersil web site shown below:

[http://www.intersil.com/en/products/end-market-specific/automotive-ics/laser-diode-drivers/ISL78365.html?utm\\_source=intersil&utm\\_medium=data-short&utm\\_campaign=isl78365-short-header#](http://www.intersil.com/en/products/end-market-specific/automotive-ics/laser-diode-drivers/ISL78365.html?utm_source=intersil&utm_medium=data-short&utm_campaign=isl78365-short-header#)

**Product Identification:**

There have been no changes to the die/silicon or product itself. There will be no change in the external marking of the packaged parts. Product affected by this change is identifiable via Intersil's internal traceability system.

**Qualification status:** Not applicable

**Sample availability:** 10/31/2016

**Device material declaration:** Available upon request

*Questions or requests pertaining to this change notice, including additional data or samples, must be sent to Intersil within 30 days of the publication date.*

For additional information regarding this notice, please contact your regional change coordinator (below)			
Americas: <a href="mailto:PCN-US@INTERSIL.COM">PCN-US@INTERSIL.COM</a>	Europe: <a href="mailto:PCN-EU@INTERSIL.COM">PCN-EU@INTERSIL.COM</a>	Japan: <a href="mailto:PCN-JP@INTERSIL.COM">PCN-JP@INTERSIL.COM</a>	Asia Pac: <a href="mailto:PCN-APAC@INTERSIL.COM">PCN-APAC@INTERSIL.COM</a>

**FROM:**

SYMBOL	PARAMETER	TEST CONDITIONS	MIN (Note 6)	TYP	MAX (Note 6)	UNIT
I <sub>STBY</sub>	Standby Mode Quiescent Current	Total supply current (V <sub>DDA</sub> , V <sub>DD</sub> ) when chip is enabled, DACs disabled; Reg 07h = 01h		4.7	<b>8</b>	mA
I <sub>LOWP</sub>	LOWP Mode Quiescent Current	LOWP Sleep mode Four outputs enabled mode 0; Register 10h, 20h, 30h, 40h = D0h; Register 15h, 25h, 35h, 45h = FFh		15	<b>18</b>	mA
I <sub>S-ENA</sub>	Supply Currents	Four outputs enabled mode 0; All registers set to default value except: Register 10h, 20h, 30h, 40h = 90h; Register 13h, 23h, 33h, 43h = FFh		80	<b>115</b>	mA
I <sub>S-ENA</sub>	Supply Currents No Bias	Four outputs enabled mode 0; Color DACs = 0; Everything at default except: Register 15h, 25h, 35h, 45h = 00h		15	<b>17</b>	mA
I <sub>S-ENA</sub>	Supply Currents Low Bias	Four outputs enabled mode 0; <b>Everything at default except:</b> Color DACs = 01; Register 15h, 25h, 35h, 45h = 11h		45	<b>60</b>	mA
I <sub>ACTIVE</sub>	Active Mode Quiescent Current	Four outputs enabled mode 0; Everything at default except: Color DACs = 01; Register 15h, 25h, 35h, 45h = FFh Supply Currents High Biased		110	<b>150</b>	mA
I <sub>RSET</sub>	R <sub>SET</sub> Bias Current	R <sub>SET</sub> resistor = 13kΩ		105	<b>110</b>	μA

**TO:**

**DC Electrical Specifications** Unless otherwise indicated, the following apply to this table: V<sub>DD</sub> = V<sub>DD\_A1</sub> = V<sub>DD\_A2</sub> = V<sub>DD\_DAC</sub> = 3.3V, V<sub>SL</sub> = 1.8V, T<sub>A</sub> = +25 °C. **Boldface limits apply across the operating temperature range, -40 °C to +125 °C.**

SYMBOL	PARAMETER	TEST CONDITIONS	MIN (Note 6)	TYP	MAX (Note 6)	UNIT
V <sub>DD_A</sub>	Chip Supply Voltage	Applies to V <sub>DD</sub> , V <sub>DD_A1</sub> , V <sub>DD_A2</sub> , V <sub>DD_DAC</sub>	3.0	3.3	3.6	V
V <sub>SL</sub>	Voltage Supply to Logics	Reg 0x08[B7:6] = 1Xb	3.0	3.3	3.6	V
		Reg 0x08[B7:6] = 01b	2.2	2.5	2.7	V
		Reg 0x08[B7:6] = 00b	1.7	1.8	1.9	V
I <sub>VSL</sub>	<b>Parallel Port Logic Supply Current</b>	<b>PLL Enabled, V<sub>SL</sub> = 3.3V</b>		200	<b>450</b>	μA
I <sub>DIS</sub>	Disabled Mode Quiescent Current	Chip Enable = 0; Register 10h, 20h, 30h, 40h = 0h; LOWP = 0; L_EN = 1		0.32	<b>1.25</b>	mA
I <sub>STBY</sub>	Standby Mode Quiescent Current	Total supply current (V <sub>DD</sub> , V <sub>DD_A1</sub> , V <sub>DD_A2</sub> , V <sub>DD_DAC</sub> ) when chip is enabled, DACs disabled; Reg 07h = 01h		4.7	<b>7.6</b>	mA
I <sub>LOWP</sub>	LOWP Mode Quiescent Current	LOWP Sleep mode Four outputs enabled Mode 0; Register 10h, 20h, 30h, 40h = 90h; Register 15h, 25h, 35h, 45h = FFh All other registers set to default		11	<b>17</b>	mA
I <sub>S-ENA</sub>	Supply Currents	All I <sub>OUT</sub> enabled and input Mode 0; Register 10h, 20h, 30h, 40h = 90h; Register 13h, 23h, 33h, 43h = FCh All other registers set to default		67	<b>90</b>	mA
I <sub>S-ENA</sub>	Supply Currents No Bias	All I <sub>OUT</sub> enabled and input Mode 0; Color DACs = 0h; Register 10h, 20h, 30h, 40h = 90h; Register 15h, 25h, 35h, 45h = 00h All other registers set to default		11	<b>17</b>	mA
I <sub>S-ENA</sub>	Supply Currents Low Bias	All I <sub>OUT</sub> enabled and input Mode 0; Color DACs = 01h; <b>Register 10h, 20h, 30h, 40h = 90h;</b> <b>Register 15h, 25h, 35h, 45h = 11h</b>		37	<b>59</b>	mA
I <sub>ACTIVE</sub>	Active Mode Quiescent Current	All I <sub>OUT</sub> enabled and input Mode 0; color DACs = 01h; <b>Register 10h, 20h, 30h, 40h = 90h;</b> <b>Register 14h, 24h, 34h, 44h bit 2 = 1;</b> Register 15h, 25h, 35h, 45h = FFh All other registers set to default		82	<b>115</b>	mA
I <sub>RSET</sub>	R <sub>SET</sub> Bias Current	R <sub>SET</sub> resistor = 13kΩ		88	<b>90</b>	μA

FROM:

**I<sub>OUTX</sub> Color DACs Specifications**  $V_{DD} = V_{DD\_A} = 3.3V$ ,  $V_{SL} = 1.8V$ ,  $R_{SET} = 13k\Omega$ ,  $V_{IOUT} = 1V$ , Color Scale = 3FFh, Bias = 0Fh,  $T_A = +25^\circ C$ , unless otherwise indicated. **Boldface limits apply across the operating temperature range,  $-40^\circ C$  to  $+125^\circ C$ .**

SYMBOL	PARAMETER	TEST CONDITIONS	MIN (Note 6)	TYP	MAX (Note 6)	UNIT
I <sub>OUTMAX</sub>	Full-Scale Output Current	Input COLOR = 3FFh, $V_{IOUTX} = 500mV$ , (Note 7), $I_{OUTX}$ current offset reg0xx4 Bit 2 = 0	<b>280</b>		<b>560</b>	mA
		Input COLOR = 3FFh, $V_{IOUTX} = 1V$ (Note 7) $I_{OUTX}$ current offset reg0xx4 Bit 2 = 0	<b>375</b>		<b>700</b>	mA
		Input COLOR = 3FFh $V_{IOUTX} = 500mV$ , (Note 7) $I_{OUTX}$ current offset reg0xx4 Bit 2 = 1	<b>350</b>	<b>500</b>	<b>630</b>	mA
		Input COLOR = 3FFh, $V_{IOUTX} = 1V$ (Note 7) $I_{OUTX}$ current offset reg0xx4 Bit 2 = 1	<b>500</b>	<b>740</b>	<b>950</b>	mA
t <sub>RISE</sub>	Rise Time	10% to 90% of zero to 200mA at 1V headroom; R <sub>LOAD</sub> = 4.0Ω		1.5		ns
t <sub>FALL</sub>	Fall Time	90% to 10% of 200mA to zero at 1V headroom; R <sub>LOAD</sub> = 4.0Ω		1.5		ns
t <sub>DELAY</sub>	Time Delay for I <sub>OUT</sub>	After two output pixels	<b>10</b>		<b>40</b>	ns
t <sub>OFF</sub>	Time Delay	From L <sub>EN</sub> falling at 50% to I <sub>OUT</sub> at 50%	<b>7</b>	10	<b>15</b>	ns
t <sub>WAKEUP</sub>	Wake-Up Time Delay	From LOWP falling at 50% to I <sub>OUT</sub> at 50%	<b>5</b>	35	<b>55</b>	ns
DNL	Differential Nonlinearity	(Note 8)	<b>-1</b>		<b>1</b>	LSB
INL	Integral Nonlinearity	(Note 9)	<b>-4</b>		<b>18</b>	LSB

TO:

**I<sub>OUTX</sub> Color DACs Specifications**  $V_{DD} = V_{DD\_A} = 3.3V$ ,  $V_{SL} = 1.8V$ ,  $R_{SET} = 13k\Omega$ ,  $V_{IOUT} = 1V$ , Color Scale = 3FFh, Bias = 0Fh,  $T_A = +25^\circ C$ , unless otherwise indicated. **Boldface limits apply across the operating temperature range,  $-40^\circ C$  to  $+125^\circ C$ .**

SYMBOL	PARAMETER	TEST CONDITIONS	MIN (Note 6)	TYP	MAX (Note 6)	UNIT
I <sub>OUTMAX</sub>	Full-Scale Output Current	Input COLOR = 3FFh, $V_{IOUTX} = 500mV$ , (Note 7), $I_{OUTX}$ current offset reg0xx4 Bit 2 = 0	<b>309</b>	<b>380</b>	<b>475</b>	mA
		Input COLOR = 3FFh, $V_{IOUTX} = 1V$ (Note 7) $I_{OUTX}$ current offset reg0xx4 Bit 2 = 0	<b>335</b>	<b>428</b>	<b>566</b>	mA
		Input COLOR = 3FFh $V_{IOUTX} = 500mV$ , (Note 7) $I_{OUTX}$ current offset reg0xx4 Bit 2 = 1	<b>378</b>	<b>460</b>	<b>555</b>	mA
		Input COLOR = 3FFh, $V_{IOUTX} = 1V$ (Note 7) $I_{OUTX}$ current offset reg0xx4 Bit 2 = 1	<b>430</b>	<b>600</b>	<b>724</b>	mA
t <sub>RISE</sub>	Rise Time	10% to 90% of zero to 200mA at 1V headroom; R <sub>LOAD</sub> = 4.0Ω		1.5		ns
t <sub>FALL</sub>	Fall Time	90% to 10% of 200mA to zero at 1V headroom; R <sub>LOAD</sub> = 4.0Ω		1.5		ns
t <sub>DELAY</sub>	Time Delay for I <sub>OUT</sub>	After two output pixels	<b>10</b>		<b>40</b>	ns
t <sub>OFF</sub>	Time Delay	From L <sub>EN</sub> falling at 50% to I <sub>OUT</sub> at 50%	<b>7</b>	10	<b>15</b>	ns
t <sub>WAKEUP</sub>	Wake-Up Time Delay	From LOWP falling at 50% to I <sub>OUT</sub> at 50%	<b>5</b>	35	<b>55</b>	ns
DNL	Differential Nonlinearity	(Note 8)	<b>-2.5</b>		<b>2.5</b>	LSB
INL	Integral Nonlinearity	(Note 9)		<b>10</b>		LSB

**FROM:**

**I<sub>OUTX</sub> Color Scale DAC DC Specifications**  $V_{DD} = V_{DD\_A} = 3.3V$ ,  $V_{SL} = 1.8V$ ,  $R_{SET} = 13k\Omega$ ,  $V_{IOUT} = 1V$ , Input COLOR = 3FFh,  $T_A = +25^\circ C$ , unless otherwise indicated.

SYMBOL	PARAMETER	TEST CONDITIONS	MIN (Note 6)	TYP	MAX (Note 6)	UNIT
SCALER-RANGE	Scaler DAC Range		0.03		75	% I <sub>OUT</sub> MAX
DNL	Differential Nonlinearity	(Note 8)	-2.0		2.0	LSB
INL	Integral Nonlinearity	(Note 9)	-25		28	LSB

**I<sub>OUTX</sub> Threshold DAC DC Specifications**  $V_{DD} = V_{DD\_A} = 3.3V$ ,  $V_{SL} = 1.8V$ ,  $R_{SET} = 13k\Omega$ ,  $V_{IOUT} = 1V$ , Threshold Scale = 0xFC,  $T_A = +25^\circ C$ , unless otherwise indicated. **Boldface limits apply across the operating temperature range,  $-40^\circ C$  to  $+125^\circ C$ .**

SYMBOL	PARAMETER	TEST CONDITIONS	MIN (Note 6)	TYP	MAX (Note 6)	UNIT
IOUT <sub>MAX</sub>	Full-Scale Output Current	Threshold = FFh, $V_{IOUTx} = 500mV$	140		200	mA
		Threshold = FFh, $V_{IOUTx} = 1V$	150		290	mA
DNL	Differential Nonlinearity	(Note 8)	-0.5		0.5	LSB
INL	Integral Nonlinearity	(Note 9)	-2.0		2.0	LSB

**TO:**

**I<sub>OUTX</sub> Color Scale DAC DC Specifications**  $V_{DD} = V_{DD\_A1} = V_{DD\_A2} = V_{DD\_DAC} = 3.3V$ ,  $V_{SL} = 1.8V$ ,  $R_{SET} = 13k\Omega$ ,  $V_{IOUT} = 1V$ , Input COLOR = 3FFh,  $T_A = +25^\circ C$ , unless otherwise indicated.

SYMBOL	PARAMETER	TEST CONDITIONS	MIN (Note 6)	TYP	MAX (Note 6)	UNIT
SCALER-RANGE	Scaler DAC Range		0		100	% I <sub>OUT</sub> MAX
DNL	Differential Nonlinearity	(Note 8)	-2.0		2.0	LSB
INL	Integral Nonlinearity	(Note 9)	-5		5	LSB

**I<sub>OUTX</sub> Threshold DAC DC Specifications**  $V_{DD} = V_{DD\_A1} = V_{DD\_A2} = V_{DD\_DAC} = 3.3V$ ,  $V_{SL} = 1.8V$ ,  $R_{SET} = 13k\Omega$ ,  $V_{IOUT} = 1V$ , Threshold Scale = 0xFC,  $T_A = +25^\circ C$ , unless otherwise indicated. **Boldface limits apply across the operating temperature range,  $-40^\circ C$  to  $+125^\circ C$ .**

SYMBOL	PARAMETER	TEST CONDITIONS	MIN (Note 6)	TYP	MAX (Note 6)	UNIT
IOUT <sub>MAX</sub>	Full-Scale Output Current	Threshold = FFh, $V_{IOUTx} = 500mV$	120	150	178	mA
		Threshold = FFh, $V_{IOUTx} = 1V$	125	165	210	mA
DNL	Differential Nonlinearity	(Note 8)	-0.6		0.8	LSB
INL	Integral Nonlinearity	(Note 9)	-1.6		1.5	LSB

**FROM:**

**I<sub>OUTX</sub> Threshold Scale DAC DC Specifications**  $V_{DD} = V_{DD\_A} = 3.3V$ ,  $V_{SL} = 1.8V$ ,  $R_{SET} = 13k\Omega$ ,  $V_{IOUT} = 1V$ , THRESHOLD = FFh,  $T_A = +25^\circ C$ , unless otherwise indicated.

SYMBOL	PARAMETER	TEST CONDITIONS	MIN (Note 6)	TYP	MAX (Note 6)	UNIT
THRESHOLD-SCALE-RANGE	Threshold Scale DAC Range		25		100	% I <sub>OUT</sub> MAX
DNL	Differential Nonlinearity	(Note 8)	-8		8	LSB
INL	Integral Nonlinearity	(Note 9)	-7.50		1.75	LSB

**Parallel Data Interface AC Performance** Unless otherwise indicated,  $V_{DD} = V_{DD\_A} = 3.3V$ ,  $V_{SL} = 1.8V$ ,  $R_{SET} = 13k\Omega$ ,  $T_A = +25^\circ C$ .

SYMBOL	PARAMETER	TEST CONDITIONS	MIN (Note 6)	TYP	MAX (Note 6)	UNIT
$f_{DCLK}$	Data Clock Frequency	Parallel data Interface in mode 0 and 1. Frequency is input mode dependent. PLL disabled.			150	MHz
t <sub>PM<sub>DH</sub></sub>	PLL Mode Data Hold to SYNC	PLL enabled, Maximum Input SYNC rate (see Figure 19 on page 20)	Mode 0	0.3	(1/4T <sub>p</sub> )/2	ns
		Mode 1			(1/3T <sub>p</sub> )/2	
t <sub>p</sub>	Pixel Time	System dependent	20		150	MHz
t <sub>SYNC</sub>	SYNC Pulse Width	Mode 0		1/3 T <sub>p</sub>		ns
		Mode 1		1/4 T <sub>p</sub>		
t <sub>IOUTd</sub>	I <sub>OUT</sub> Output from SYNC	All modes		2T <sub>p</sub> + 6.6		ns

**TO:**

**I<sub>OUTX</sub> Threshold Scale DAC DC Specifications**  $V_{DD} = V_{DD\_A1} = V_{DD\_A2} = V_{DD\_DAC} = 3.3V$ ,  $V_{SL} = 1.8V$ ,  $R_{SET} = 13k\Omega$ ,  $V_{IOUT} = 1V$ , THRESHOLD = FFh,  $T_A = +25^\circ C$ , unless otherwise indicated.

SYMBOL	PARAMETER	TEST CONDITIONS	MIN (Note 6)	TYP	MAX (Note 6)	UNIT
THRESHOLD-SCALE-RANGE	Threshold Scale DAC Range		25		100	% I <sub>OUT</sub> MAX
DNL	Differential Nonlinearity	(Note 8)	-1		1	LSB
INL	Integral Nonlinearity	(Note 9)		8		LSB

**Parallel Data Interface AC Performance** Unless otherwise indicated,  $V_{DD} = V_{DD\_A1} = V_{DD\_A2} = V_{DD\_DAC} = 3.3V$ ,  $V_{SL} = 1.8V$ ,  $R_{SET} = 13k\Omega$ ,  $T_A = +25^\circ C$ .

SYMBOL	PARAMETER	TEST CONDITIONS	MIN (Note 6)	TYP	MAX (Note 6)	UNIT
$f_{DCLK}$	Data Clock Frequency	Parallel data Interface in Mode 0 and 1. Frequency is input mode dependent. PLL disabled.			200	MHz
Duty	Data Clock "H" Duty Cycle	PLL disabled	45	50	55	%
t <sub>DCL</sub>	Data Clock Low Time	PLL disabled	2			ns
t <sub>DCH</sub>	Data Clock High Time	PLL disabled	2			ns
t <sub>CM<sub>RS</sub></sub> , t <sub>CM<sub>FS</sub></sub>	Data Set-Up Time to CLK Edge	PLL disabled, $V_{SL} = 1.8V$ , Register 08h: Bits[7:6] = 00b, D[9:0] and RTZ	-0.5			ns
t <sub>CM<sub>RH</sub></sub> , t <sub>CM<sub>FH</sub></sub>	Data Hold Time to CLK Edge	PLL disabled, $V_{SL} = 1.8V$ , Register 08h: Bits[7:6] = 00b, D[9:0] and RTZ			1.5	ns
t <sub>CM<sub>SS</sub></sub>	SYNC Set-Up Time to CLK Edge	PLL disabled, $V_{SL} = 1.8V$ , Register 08h: Bits[7:6] = 00b	-0.5			ns
t <sub>CM<sub>SH</sub></sub>	SYNC Hold Time to CLK Edge	PLL disabled, $V_{SL} = 1.8V$ , Register 08h: Bits[7:6] = 00b			1.5	ns
t <sub>PM<sub>DS</sub></sub>	PLL Mode Data Set-Up to SYNC	PLL enabled, Maximum Input SYNC rate (see Figure 29 on page 22)	Mode 0	0.3	(1/4T <sub>p</sub> )/2 - 0.3	ns
		Mode 1	0.3		(1/3T <sub>p</sub> )/2 - 0.3	ns
t <sub>PM<sub>DH</sub></sub>	PLL Mode Data Hold to SYNC	PLL enabled, Maximum Input SYNC rate (see Figure 29 on page 22)	Mode 0	(1/4T <sub>p</sub> )/2 + 0.3	1/4T <sub>p</sub>	ns
		Mode 1	(1/3T <sub>p</sub> )/2 + 0.3		1/3T <sub>p</sub>	ns
t <sub>p</sub>	Pixel Time	System dependent	20		150	MHz
t <sub>SYNC</sub>	SYNC Pulse Width	Mode 0		1/3 T <sub>p</sub>		ns
		Mode 1		1/4 T <sub>p</sub>		
t <sub>IOUTd</sub>	I <sub>OUT</sub> Output from SYNC	All modes		2T <sub>p</sub> + t <sub>DELAY</sub>		ns
t <sub>LKPLL</sub>	PLL Lock Time	SYNC at 136MHz, Data mode = 1, Reg 0x09 = 0xFF or 0x0, Reg 0x0A = 0x74, Reg 0x0B = 0x5F.			5	μs

**FROM:**

**ADC DC Specifications** Unless otherwise indicated, all of the following tables are:  $V_{DD\_A} = V_{DD} = 3.3V$ ,  $V_{SL} = 1.8V$ ,  $R_{SET} = 13k\Omega$ ,  $T_A = +25^\circ C$ . Boldface limits apply across the operating temperature range,  $-40^\circ C$  to  $+125^\circ C$ .

SYMBOL	PARAMETER	TEST CONDITIONS	MIN (Note 6)	TYP	MAX (Note 6)	UNIT
FULL-SCALE	Voltage Generating Full-Scale Code		<b>1.15</b>	1.2	<b>1.40</b>	V
DNL	Differential Nonlinearity	(Note 8)	<b>-0.65</b>		<b>0.65</b>	LSB
INL	Integral Nonlinearity	(Note 9)	-2.00		2.05	LSB

**DPM DAC DC Specifications** Unless otherwise indicated, all of the following tables are:  $V_{DD\_A} = V_{DD} = 3.3V$ ,  $V_{SL} = 1.8V$ ,  $R_{SET} = 13k\Omega$ ,  $T_A = +25^\circ C$ . Boldface limits apply across the operating temperature range,  $-40^\circ C$  to  $+125^\circ C$ .

SYMBOL	PARAMETER	TEST CONDITIONS	MIN (Note 6)	TYP	MAX (Note 6)	UNIT
I <sub>DPMX</sub>	DPM Sink Current	DPMX enable bit = 1; DPMX scale = 00		<b>12.5</b>		μA
		DPMX enable bit = 1; DPMX scale = 01		<b>25</b>		
		DPMX enable bit = 1; DPMX scale = 10		<b>50</b>		
		DPMX enable bit = 1; DPMX scale = 11		<b>100</b>		

**TO:**

**ADC DC Specifications** Unless otherwise indicated, all of the following tables are:  $V_{DD} = V_{DD\_A1} = V_{DD\_A2} = V_{DD\_DAC} = 3.3V$ ,  $V_{SL} = 1.8V$ ,  $R_{SET} = 13k\Omega$ ,  $T_A = +25^\circ C$ . Boldface limits apply across the operating temperature range,  $-40^\circ C$  to  $+125^\circ C$ .

SYMBOL	PARAMETER	TEST CONDITIONS	MIN (Note 6)	TYP	MAX (Note 6)	UNIT
FULL-SCALE	Voltage Generating Full-Scale Code		<b>1.15</b>	1.20	<b>1.40</b>	V
DNL	Differential Nonlinearity	(Note 8)	<b>-0.5</b>		<b>0.5</b>	LSB
INL	Integral Nonlinearity	(Note 9)	-2.00		2.05	LSB

**DPM DAC DC Specifications** Unless otherwise indicated, all of the following tables are:  $V_{DD} = V_{DD\_A1} = V_{DD\_A2} = V_{DD\_DAC} = 3.3V$ ,  $V_{SL} = 1.8V$ ,  $R_{SET} = 13k\Omega$ ,  $T_A = +25^\circ C$ . Boldface limits apply across the operating temperature range,  $-40^\circ C$  to  $+125^\circ C$ .

SYMBOL	PARAMETER	TEST CONDITIONS	MIN (Note 6)	TYP	MAX (Note 6)	UNIT
I <sub>DPMX</sub>	DPM Sink Current	DPMX enable bit = 1; DPMX scale = 00	<b>8.2</b>	<b>12.5</b>	<b>15.2</b>	μA
		DPMX enable bit = 1; DPMX scale = 01	<b>20</b>	<b>25</b>	<b>30</b>	μA
		DPMX enable bit = 1; DPMX scale = 10	<b>40</b>	<b>50</b>	<b>60</b>	μA
		DPMX enable bit = 1; DPMX scale = 11	<b>80</b>	<b>100</b>	<b>120</b>	μA