

Data Sheet

FEATURES

Pretrimmed to $\pm 0.25\%$ maximum 4-quadrant error (AD534L) All inputs (X, Y, and Z) differential, high impedance for

 $[(X_1 - X_2)(Y_1 - Y_2)/10 V] + Z_2 transfer function$ Scale factor adjustable to provide up to ×100 gain Low noise design: 90 µV rms, 10 Hz to 10 kHz Low cost, monolithic construction Excellent long-term stability

APPLICATIONS

High quality analog signal processing Differential ratio and percentage computations Algebraic and trigonometric function synthesis Wideband, high crest rms-to-dc conversion Accurate voltage controlled oscillators and filters Available in chip form


GENERAL DESCRIPTION

The AD534 is a monolithic laser trimmed four-quadrant multiplier divider having accuracy specifications previously found only in expensive hybrid or modular products. A maximum multiplication error of $\pm 0.25\%$ is guaranteed for the AD534L without any external trimming. Excellent supply rejection, low temperature coefficients and long-term stability of the on-chip thin film resistors and buried Zener reference preserve accuracy even under adverse conditions of use. It is the first multiplier to offer fully differential, high impedance operation on all inputs, including the Z input, a feature that greatly increases its flexibility and ease of use. The scale factor is pretrimmed to the standard value of 10.00 V; by means of an external resistor, this can be reduced to values as low as 3 V.

Internally Trimmed Precision IC Multiplier

AD534

FUNCTIONAL BLOCK DIAGRAM



The wide spectrum of applications and the availability of several grades commend this multiplier as the first choice for all new designs. The AD534J (\pm 1% maximum error), AD534K (\pm 0.5% maximum), and AD534L (\pm 0.25% maximum) are specified for operation over the 0°C to +70°C temperature range. The AD534S (\pm 1% maximum) and AD534T (\pm 0.5% maximum) are specified over the extended temperature range, -55° C to +125°C. All grades are available in hermetically sealed TO-100 metal cans and SBDIP packages. AD534K, AD534S, and AD534T chips are also available.

Document Feedback

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

AD534* PRODUCT PAGE QUICK LINKS

Last Content Update: 02/23/2017

COMPARABLE PARTS

View a parametric search of comparable parts.

DOCUMENTATION

Application Notes

• AN-213: Low Cost, Two-Chip, Voltage -Controlled Amplifier and Video Switch

Data Sheet

 AD534: Internally Trimmed Precision IC Multiplier Data Sheet

SOFTWARE AND SYSTEMS REQUIREMENTS

JAN to Generic Cross Reference

DESIGN RESOURCES

- AD534 Material Declaration
- PCN-PDN Information
- Quality And Reliability
- Symbols and Footprints

DISCUSSIONS

View all AD534 EngineerZone Discussions.

SAMPLE AND BUY

Visit the product page to see pricing options.

TECHNICAL SUPPORT

Submit a technical question or find your regional support number.

DOCUMENT FEEDBACK

Submit feedback for this data sheet.

TABLE OF CONTENTS

Features
Applications1
Functional Block Diagram1
General Description1
Revision History 2
Specifications
Absolute Maximum Ratings7
Thermal Resistance7
ESD Caution7
Pin Configurations and Function Descriptions
Typical Performance Characteristics10

REVISION HISTORY

11/13-Rev. C to Rev. D

Changed R to R _L in Table Summary Statements, Specifications	
Section	. 3
Change to Pin 5, Table 5	8
Change to Pin 18, Table 7	9
Added Note to Figure 28 1	17
Changes to Ordering Guide 1	18

4/11-Rev. B to Rev. C

Changes to Features Section, Figure 1, and	
General Description Section	1
Added Pin Configurations and Function Descriptions	
Section	
Moved Provides Gain with Low Noise Section	
Moved Unprecedented Flexibility Section	14
Updated Outline Dimensions	17
Changes to Ordering Guide	

Functional Description12
Provides Gain with Low Noise12
Operation as a Multiplier12
Operation as a Squarer13
Operation as a Divider13
Operation as a Square Rooter14
Unprecedented Flexibility14
Applications Information15
Outline Dimensions
Ordering Guide

SPECIFICATIONS

 $T_A = 25^{\circ}C$, $\pm V_S = \pm 15$ V, $R_L \ge 2$ k Ω , all minimum and maximum specifications are guaranteed, unless otherwise noted.

Table 1.

		AD534J			AD534K			AD534L		
Parameter	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
MULTIPLIER PERFORMANCE										
Transfer Function	$(X_1 -$	$(X_2)(Y_1 - Y_2)$,)	$(X_1$	$\frac{(X_2)(Y_1 - Y_2)}{10 \text{ V}}$	(2)	$(X_1 \cdot$	$\frac{(X_2)(Y_1 - Y_2)}{10 \text{ V}}$	(2)	
		10 V	$-+L_2$		10 V	$-+L_{2}$		10 V	$-+Z_{2}$	
Total Error ¹ ($-10 \text{ V} \le \text{X}, \text{Y} \le +10 \text{ V}$)			±1.0 ²			±0.5 ²			±0.25 ²	%
$T_A = T_{MIN}$ to T_{MAX}		±1.5			±1.0			±0.5		%
Total Error vs. Temperature		±0.022			±0.015			±0.008		%/°C
Scale Factor Error										
$(SF = 10.000 V Nominal)^3$		±0.25			±0.1			±0.1		%
Temperature Coefficient of										
Scaling Voltage		±0.02			±0.01			±0.005		%/°C
Supply Rejection ($\pm 15 V \pm 1 V$)		±0.01			±0.01			±0.01		%
Nonlinearity, X (X = 20 V p-p, Y = 10 V)		±0.4			±0.2	±0.3 ²		±0.10	±0.12 ²	%
Nonlinearity, Y (Y = 20 V p-p , X = 10 V)		±0.2			±0.1	±0.1 ²		±0.005	±0.1 ²	%
Feedthrough⁴, X (Y Nulled, X = 20 V p-p 50 Hz)		±0.3			±0.15	±0.3 ²		±0.05	±0.12 ²	%
Feedthrough ⁴ , Y (X Nulled, Y = 20 V p-p, 50 Hz)		±0.01			±0.01	±0.1 ²		±0.003	±0.1 ²	%
Output Offset Voltage		±5	$\pm 30^{2}$		±2	±15 ²		±2	±10 ²	mV
Output Offset Voltage Drift		200			100			100		μV/°C
DYNAMICS										
Small Signal BW ($V_{OUT} = 0.1 \text{ rms}$)		1			1			1		MHz
1% Amplitude Error (C _{LOAD} = 1000 pF)		50			50			50		kHz
Slew Rate (Vout 20 p-p)		20			20			20		V/µs
Settling Time (to 1%, D V_{OUT} = 20 V)		2			2			2		μs
NOISE										
Noise Spectral Density										
SF = 10 V		0.8			0.8			0.8		μV/√Hz
$SF = 3 V^5$		0.4			0.4			0.4		μV/√Hz
Wideband Noise										
f = 10 Hz to 5 MHz		1			1			1		mV rm
f = 10 Hz to 10 kHz		90			90			90		μV rms
OUTPUT										.,
Output Voltage Swing	±11 ²			±11 ²			±11 ²			V
Output Impedance ($f \le 1 \text{ kHz}$)		0.1			0.1			0.1		Ω
Output Short-Circuit Current		20			20			20		
$(R_L = 0 \Omega, T_A = T_{MIN} \text{ to } T_{MAX})$		30 70			30 70			30 70		mA dP
Amplifier Open-Loop Gain ($f = 50 \text{ Hz}$)		70			70			70		dB
INPUT AMPLIFIERS (X, Y, and Z) ⁶ Signal Voltage Range										
Differential or Common Mode		±10			±10			±10		v
Operating Differential		±10 ±12			±10 ±12			±10 ±12		V
Offset Voltage (X, Y)		±12 ±5	±20 ²		±12 ±2	±10 ²		±12 ±2	±10 ²	w mV
Offset Voltage (X, Y) Offset Voltage Drift (X, Y)		±5 100	±20		±2 50	±10		±2 50	±10	μV/°C
Offset Voltage (Z)		±5	±30 ²		±2	±15 ²		±2	±10 ²	mV
Offset Voltage Drift (Z)		±3 200	<u>-</u> 50		±2 100	- I J		±2 100	÷10	μV/°C
CMRR	60 ²	80		70 ²	90		70 ²	90		dB

		AD534J			AD534	К		AD534	L			
Parameter	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit		
Bias Current		0.8	2.0 ²		0.8	2.0 ²		0.8	2.0 ²	μΑ		
Offset Current		0.1			0.1			0.05	0.2 ²	μΑ		
Differential Resistance		10			10			10		MΩ		
DIVIDER PERFORMANCE												
Transfer Function ($X_1 > X_2$)	10	$V \frac{(Z_2 - Z_1)}{(X_1 - X_1)}$	$(x_1)^{(1)} + Y_1$	1	$0 V \frac{(Z_2 - Z_1)}{(X_1 - X_2)}$	$(x_1)^{(1)} + Y_1$	10	$V \frac{(Z_2 - Z_1)}{(X_1 - X_2)}$	$\left(\frac{Y_1}{Y_2}\right) + Y_1$			
Total Error ¹												
$X = 10 V, -10 V \le Z \le +10 V$		±0.75			±0.35			±0.2		%		
$X = 1 V, -1 V \le Z \le +1 V$		±2.0		±1.0			±0.8			%		
$0.1 \text{ V} \le X \le 10 \text{ V}, -10 \text{ V} \le Z \le +10 \text{ V}$		±2.5		±1.0			±0.8			%		
SQUARER PERFORMANCE												
Transfer Function	<u>(</u>	$\frac{(X_1 - X_2)^2}{10 \text{ V}} + Z_2$		$\frac{(X_1 - X_2)^2}{10 \text{ V}} + Z_2$			$\frac{(X_1 - X_2)^2}{10 \text{ V}}$	$+Z_2$	_	$\frac{(X_1 - X_2)^2}{10 \text{ V}}$	$-+Z_2$	
Total Error $(-10 \text{ V} \le \text{X} \le +10 \text{ V})$		±0.6		±0.3			±0.2			%		
SQUARE-ROOTER PERFORMANCE												
Transfer Function ($Z_1 \le Z_2$)	√(1	$0 V(Z_2 - Z_2)$	$(1)) + X_2$	$\sqrt{(10 V(Z_2 - Z_1)) + X_2)}$			$\sqrt{(10 V(Z_2 - Z_1))} + X_2$					
Total Error ¹ (1 V \leq Z \leq 10 V)		±1.0		±0.5			±0.25			%		
POWER SUPPLY SPECIFICATIONS												
Supply Voltage												
Rated Performance		±15			±15			±15		V		
Operating	±8		±18 ²	±8		±18 ²	±8		±18 ²	V		
Supply Current												
Quiescent		4	6 ²		4	6 ²		4	6 ²	mA		

¹ Specifications given are percent of full scale, ±10 V (that is, 0.01% = 1 mV).
² Tested on all production units at final electrical test. Results from those tests are used to calculate outgoing quality levels.
³ Can be reduced down to 3 V using external resistor between -V_s and SF.
⁴ Irreducible component due to nonlinearity; excludes effect of offsets.
⁵ Using external resistor adjusted to give SF = 3 V.
⁶ See Figure 1 for definition of sections.

Data Sheet

 $T_A = 25^{\circ}C$, $\pm V_S = \pm 15$ V, $R_L \ge 2$ k Ω , all minimum and maximum specifications are guaranteed, unless otherwise noted.

Table 2.

		AD534	S		AD53	4T	
Parameter	Min	Тур	Max	Min	Тур	Max	Unit
MULTIPLIER PERFORMANCE							
Transfer Function	(2	$\frac{(X_1 - X_2)(Y_1 - X_2)(Y_1 - Y_2)}{10 \text{ V}}$	(Y_2)	()	$\frac{(X_1 - X_2)(Y_1 - X_2)(Y_1 - Y_2)}{10 \text{ V}}$	$-Y_{2})$	
		10 V	$-+Z_2$		10 V	$=+Z_2$	
Total Error ¹ ($-10 \text{ V} \le \text{X}, \text{Y} \le +10 \text{ V}$)			±1.0 ²			±0.5 ²	%
$T_A = T_{MIN}$ to T_{MAX}			±2.0 ²		±1.0		%
Total Error vs. Temperature			±0.02 ²			±0.01 ²	%/°C
Scale Factor Error							
$(SF = 10.000 \text{ V Nominal})^3$		±0.25			±0.1		%
Temperature Coefficient of Scaling Voltage		±0.02			±0.01		%/°C
Supply Rejection ($\pm 15 V \pm 1 V$)		±0.01			±0.01		%
Nonlinearity, X (X = 20 V p-p, Y = 10 V)		±0.4			±0.2	±0.3 ²	%
Nonlinearity, Y (Y = 20 V p-p , X = 10 V)		±0.2			±0.1	±0.1 ²	%
Feedthrough⁴, X (Y Nulled,							
X = 20 V p-p, 50 Hz)		±0.3			±0.15	±0.3 ²	%
Feedthrough⁴, Y (X Nulled,							
Y = 20 V p-p, 50 Hz)		±0.01			±0.01	±0.1 ²	%
Output Offset Voltage		±5	±30 ²		±2	±15 ²	mV
Output Offset Voltage Drift			500 ²			300 ²	μV/°C
DYNAMICS							
Small Signal BW (Vout = 0.1 rms)		1			1		MHz
1% Amplitude Error (C _{LOAD} = 1000 pF)		50			50		kHz
Slew Rate (Vout 20 p-p)		20			20		V/µs
Settling Time (to 1%, $\Delta V_{OUT} = 20 V$)		2			2		μs
NOISE							
Noise Spectral Density							
SF = 10 V		0.8			0.8		µV/√Hz
$SF = 3 V^5$		0.4			0.4		µV/√Hz
Wideband Noise							
f = 10 Hz to 5 MHz		1			1		mV/rms
f = 10 Hz to 10 kHz		90			90		μV/rms
OUTPUT							
Output Voltage Swing	±11 ²			±11 ²			V
Output Impedance (f \leq 1 kHz)		0.1			0.1		Ω
Output Short-Circuit Current ($R_L = 0 \Omega$, $T_A = T_{MIN}$ to T_{MAX})		30			30		mA
Amplifier Open-Loop Gain (f = 50 Hz)		70			70		dB
INPUT AMPLIFIERS (X, Y, and Z) ⁶							
Signal Voltage Range							
Differential or Common Mode		±10			±10		V
Operating Differential		±12			±12	_	V
Offset Voltage (X, Y)		±5	±20 ²		±2	±10 ²	mV
Offset Voltage Drift (X, Y)		100	2		150	2	μV/°C
Offset Voltage (Z)		±5	±30 ²		±2	±15 ²	mV
Offset Voltage Drift (Z)			500 ²			300 ²	μV/°C
CMRR	60 ²	80		70 ²	90		dB
Bias Current		0.8	2.0 ²		0.8	2.0 ²	μA
Offset Current		0.1			0.1		μA
Differential Resistance		10			10		MΩ

		AD534	1S		AD53	4 T	
Parameter	Min	Тур	Max	Min	Тур	Max	Unit
DIVIDER PERFORMANCE							
Transfer Function $(X_1 > X_2)$		$10 \text{ V} \frac{(Z_2 - Z_2)}{(X_1 - X_2)}$	$\left(\frac{Z_1}{Z_2}\right) + Y_1$	1	$0 \text{ V} \frac{(Z_2 - Z_1)}{(X_1 - Z_2)}$	$\frac{Z_1}{X_2} + Y_1$	
Total Error ¹							
$X = 10 V, -10 V \le Z \le +10 V$		±0.75			±0.35		%
$X = 1 V, -1 V \le Z \le +1 V$		±2.0			±1.0		%
$0.1 \text{ V} \le \text{X} \le 10 \text{ V}, -10 \text{ V} \le \text{Z} \le +10 \text{ V}$		±2.5			±1.0		%
SQUARER PERFORMANCE							
Transfer Function		$\frac{(X_1 - X_2)^2}{10 \text{ V}}$	2 -+ Z_{2}		$\frac{(X_1 - X_2)}{10 \mathrm{V}}$	2 + Z_{2}	
Total Error $(-10 \text{ V} \le \text{X} \le +10 \text{ V})$		±0.6			±0.3		%
SQUARE-ROOTER PERFORMANCE							
Transfer Function ($Z_1 \le Z_2$)		$\sqrt{10 V(Z_2 - Z_2)}$	$Z_1)) + X_2$	١	(10 V(Z ₂ -	$Z_1)) + X_2$	
Total Error ¹ (1 V \leq Z \leq 10 V)		±1.0			±0.5		%
POWER SUPPLY SPECIFICATIONS							
Supply Voltage							
Rated Performance		±15			±15		V
Operating	±8		±22 ²	±8		±22 ²	V
Supply Current							
Quiescent		4	6 ²		4	6 ²	mA

¹ Specifications given are percent of full scale, $\pm 10 \text{ V}$ (that is, 0.01% = 1 mV). ² Tested on all production units at final electrical test. Results from those tests are used to calculate outgoing quality levels. ³ Can be reduced down to 3 V using external resistor between $-V_5$ and SF. ⁴ Irreducible component due to nonlinearity: excludes effect of offsets. ⁵ Using external resistor adjusted to give SF = 3 V. ⁶ See Figure 1 for definition of sections.

ABSOLUTE MAXIMUM RATINGS

Table 3.

	AD534J, AD534K,	AD534S,
Parameter	AD534L	AD534T
Supply Voltage	±18 V	±22 V
Internal Power Dissipation	500 mW	500 mW
Output Short Circuit to Ground	Indefinite	Indefinite
Input Voltages (X ₁ , X ₂ , Y ₁ , Y ₂ , Z ₁ , Z ₂)	±Vs	±Vs
Rated Operating Temperature Range	0°C to +70°C	−55°C to +125°C
Storage Temperature Range	–65°C to +150°C	−65°C to +150°C
Lead Temperature Range, 60 sec Soldering	300°C	300°C

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

THERMAL RESISTANCE

 θ_{JA} is specified for the worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages.

Table 4. Thermal Resistance

Package Type	θ _{JA}	ον	Unit
10-Pin TO-100 (H-10)	150	25	°C/W
14-Lead SBDIP (D-14)	95	25	°C/W
20-Terminal LCC (E-20-1)	95	25	°C/W




Figure 2. Chip Dimensions and Bonding Diagram Dimensions shown in inches and (mm)

Contact factory for latest dimensions.




Figure 3. Optional Trimming Configuration

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS




Figure 4. TO-100 (H-10) Pin Configuration

Pin No.	Mnemonic	Description	
1	X2	Inverting Differential Input of the X Multiplicand Input.	
2	SF	Scale Factor Input.	
3	Y1	Noninverting Differential Input of the Y Multiplicand Input.	
4	Y2	Inverting Differential Input of the Y Multiplicand Input.	
5	-Vs	Negative Supply Rail. Connects to header.	
6	Z2	Inverting Differential Input of the Z Reference Input.	
7	Z1	Noninverting Differential Input of the Z Reference Input.	
8	OUT	Product Output.	
9	+Vs	Positive Supply Rail.	
10	X1	Noninverting Differential Input of the X Multiplicand Input.	



AD534




Figure 5. TO-100 (D-14) Pin Configuration

Table 6. D-14 Package Pin	Function Descriptions
---------------------------	-----------------------

Pin No. Mnemonic		Description		
1	X1	Noninverting Differential Input of the X Multiplicand Input.		
2	X2	Inverting Differential Input of the X Multiplicand Input.		
3, 5, 9, 13	NC	No Connect. Do not connect to this pin.		
4	SF	Scale Factor Input.		
6	Y1	Noninverting Differential Input of the Y Multiplicand Input.		
7	Y2	Inverting Differential Input of the Y Multiplicand Input.		
8	$-V_{S}$	Negative Supply Rail.		
10	Z2	Inverting Differential Input of the Z Reference Input.		
11	Z1	Noninverting Differential Input of the Z Reference Input.		
12	OUT	Product Output.		
14	+Vs	Positive Supply rail.		




Table 7. E-20-1 Package Pin Function Descriptions

Pin No.	Mnemonic	Description
1, 4, 5, 7, 8, 11, 13, 15, 17, 19	NC	No Connect. Do not connect to this pin.
2	X1	Noninverting Differential Input of the X Multiplicand Input.
3	X2	Inverting Differential Input of the X Multiplicand Input.
6	SF	Scale Factor Input.
9	Y1	Noninverting Differential Input of the Y Multiplicand Input.
10	Y2	Inverting Differential Input of the Y Multiplicand Input.
12	$-V_S$	Negative Supply Rail.
14	Z2	Inverting Differential Input of the Z Reference Input.
16	Z1	Noninverting Differential Input of the Z Reference Input.
18	OUT	Product Output.
20	+Vs	Positive Supply Rail.

TYPICAL PERFORMANCE CHARACTERISTICS

Typical at 25°C, with $\pm V_s = \pm 15$ V dc, unless otherwise noted.





Figure 7. Input/Output Signal Range vs. Supply Voltages










Figure 9. Common-Mode Rejection Ratio vs. Frequency









Data Sheet

AD534




Figure 13. Frequency Response as a Multiplier




Figure 14. Frequency Response vs. Divider Denominator Input Voltage

FUNCTIONAL DESCRIPTION

Figure 1 shows a functional block diagram of the AD534. Inputs are converted to differential currents by three identical voltageto-current converters, each trimmed for zero offset. The product of the X and Y currents is generated by a multiplier cell using Gilbert's translinear technique. An on-chip buried Zener provides a highly stable reference, which is laser trimmed to provide an overall scale factor of 10 V. The difference between XY/SF and Z is then applied to the high gain output amplifier. This permits various closed-loop configurations and dramatically reduces nonlinearities due to the input amplifiers, a dominant source of distortion in earlier designs.

The effectiveness of the new scheme can be judged from the fact that, under typical conditions as a multiplier, the nonlinearity on the Y input, with X at full scale (± 10 V), is $\pm 0.005\%$ of FS. Even at its worst point, which occurs when X = ± 6.4 V, nonlinearity is typically only $\pm 0.05\%$ of FS. Nonlinearity for signals applied to the X input, on the other hand, is determined almost entirely by the multiplier element and is parabolic in form. This error is a major factor in determining the overall accuracy of the unit and therefore is closely related to the device grade.

The generalized transfer function for the AD534 is given by

$$V_{OUT} = A \left| \frac{(X_1 - X_2)(Y_1 - Y_2)}{SF} - (Z_1 - Z_2) \right|$$

where:

A is the open-loop gain of the output amplifier, typically 70 dB at dc.

 X_1 , Y_1 , Z_1 , X_2 , Y_2 , and Z_2 are the input voltages (full scale = ±SF, peak = ±1.25 SF).

SF is the scale factor, pretrimmed to 10.00 V but adjustable by the user down to 3 V.

In most cases, the open-loop gain can be regarded as infinite, and SF is 10 V. The operation performed by the AD534, can then be described in terms of the following equation:

$$(X_1 - X_2)(Y_1 - Y_2) = 10 \text{ V} (Z_1 - Z_2)$$

The user can adjust SF for values between 10.00 V and 3 V by connecting an external resistor in series with a potentiometer between SF and $-V_s$. The approximate value of the total resistance for a given value of SF is given by the relationship:

$$R_{SF} = 5.4 \mathrm{k}\Omega \frac{SF}{10 - SF}$$

Due to device tolerances, allowance should be made to vary R_{SF} by ±25% using the potentiometer. Considerable reduction in bias currents, noise, and drift can be achieved by decreasing SF. This has the overall effect of increasing signal gain without the customary increase in noise. Note that the peak input signal is always limited to 1.25 SF (that is, ±5 V for SF = 4 V) so the overall transfer function shows a maximum gain of 1.25. The performance with small input signals, however, is improved by using a lower scale factor because the dynamic range of the

inputs is now fully utilized. Bandwidth is unaffected by the use of this option.


Supply voltages of ± 15 V are generally assumed. However, satisfactory operation is possible down to ± 8 V (see Figure 7). Because all inputs maintain a constant peak input capability of ± 1.25 SF, some feedback attenuation is necessary to achieve output voltage swings in excess of ± 12 V when using higher supply voltages.

PROVIDES GAIN WITH LOW NOISE

The AD534 is the first general-purpose multiplier capable of providing gains up to ×100, frequently eliminating the need for separate instrumentation amplifiers to precondition the inputs. The AD534 can be very effectively employed as a variable gain differential input amplifier with high common-mode rejection. The gain option is available in all modes and simplifies the implementation of many function-fitting algorithms such as those used to generate sine and tangent. The utility of this feature is enhanced by the inherent low noise of the AD534: 90 μ V rms (depending on the gain), a factor of 10 lower than previous monolithic multipliers. Drift and feedthrough are also substantially reduced over earlier designs.

OPERATION AS A MULTIPLIER

Figure 15 shows the basic connection for multiplication. Note that the circuit meets all specifications without trimming.



To reduce ac feedthrough to a minimum (as in a suppressed carrier modulator), apply an external trim voltage ($\pm 30 \text{ mV}$ range required) to the X or Y input (see Figure 3). Figure 10 shows the typical ac feedthrough with this adjustment mode. Note that the Y input is a factor of 10 lower than the X input and should be used in applications where null suppression is critical.

The high impedance Z_2 terminal of the AD534 can be used to sum an additional signal into the output. In this mode, the output amplifier behaves as a voltage follower with a 1 MHz small signal bandwidth and a 20 V/µs slew rate. This terminal should always be referenced to the ground point of the driven system, particularly if this is remote. Likewise, the differential inputs should be referenced to their respective ground potentials to realize the full accuracy of the AD534.

A much lower scaling voltage can be achieved without any reduction of input signal range using a feedback attenuator as shown in Figure 16. In this example, the scale is such that V_{OUT} =

 $(X_1 - X_2)(Y_1 - Y_2)$, so that the circuit can exhibit a maximum gain of 10. This connection results in a reduction of bandwidth to about 80 kHz without the peaking capacitor $C_F = 200$ pF. In addition, the output offset voltage is increased by a factor of 10 making external adjustments necessary in some applications. Adjustment is made by connecting a 4.7 M Ω resistor between Z_1 and the slider of a potentiometer connected across the supplies to provide ±300 mV of trim range at the output.




Figure 16. Connections for Scale Factor of Unity

Feedback attenuation also retains the capability for adding a signal to the output. Signals can be applied to the high impedance Z_2 terminal where they are amplified by +10 or to the common ground connection where they are amplified by +1. Input signals can also be applied to the lower end of the 10 k Ω resistor, giving a gain of -9. Other values of feedback ratio, up to ×100, can be used to combine multiplication with gain.

Occasionally, it may be desirable to convert the output to a current into a load of unspecified impedance or dc level. For example, the function of multiplication is sometimes followed by integration; if the output is in the form of a current, a simple capacitor provides the integration function. Figure 17 shows how this can be achieved. This method can also be applied in squaring, dividing, and square rooting modes by appropriate choice of terminals. This technique is used in the voltage controlled low-pass filter and the differential input voltage-to-frequency converter shown in the Applications Information section.




Figure 17. Conversion of Output to Current

OPERATION AS A SQUARER


Operation as a squarer is achieved in the same fashion as the multiplier except that the X and Y inputs are used in parallel. The differential inputs can be used to determine the output polarity (positive for $X_1 = Y_1$ and $X_2 = Y_2$, negative if either one of the inputs is reversed). Accuracy in the squaring mode is typically a factor of 2 better than in the multiplying mode and the largest errors occurring with small values of output for input below 1 V.

If the application depends on accurate operation for inputs that are always less than ± 3 V, the use of a reduced value of SF is recommended as described in the Functional Description section. Alternatively, a feedback attenuator can be used to raise the output level. This is put to use in the difference-of-squares application to compensate for the factor of 2 loss involved in generating the sum term (see Figure 20).

The difference of squares function is also used as the basis for a novel rms-to-dc converter shown in Figure 27. The averaging filter is a true integrator, and the loop seeks to zero its input. For this to occur, $(V_{IN})^2 - (V_{OUT})^2 = 0$ V (for signals whose period is well below the averaging time constant). Therefore, V_{OUT} is forced to equal the rms value of V_{IN} . The absolute accuracy of this technique is very high; at medium frequencies and for signals near full scale, it is determined almost entirely by the ratio of the resistors in the inverting amplifier. The multiplier scaling voltage affects only open-loop gain. The data shown is typical of performance that can be achieved with an AD534K, but even using an AD534J, this technique can readily provide better than 1% accuracy over a wide frequency range, even for crest factors in excess of 10.

OPERATION AS A DIVIDER

Figure 18 shows the connection required for division. Unlike earlier products, the AD534 provides differential operation on both numerator and denominator, allowing the ratio of two floating variables to be generated. Further flexibility results from access to a high impedance summing input to Y_1 . As with all dividers based on the use of a multiplier in a feedback loop, the bandwidth is proportional to the denominator magnitude, as shown in Figure 14.




Without additional trimming, the accuracy of the AD534K and AD534L is sufficient to maintain a 1% error over a 10 V to 1 V denominator range. This range can be extended to 100:1 by simply reducing the X offset with an externally generated trim voltage (range required is ± 3.5 mV maximum) applied to the unused X input (see Figure 3). To trim, apply a ramp of +100 mV to +V at 100 Hz to both X₁ and Z₁ (if X₂ is used for offset adjustment; otherwise, reverse the signal polarity) and adjust the trim voltage to minimize the variation in the output

Because the output is near 10 V, it should be ac-coupled for this adjustment. The increase in noise level and reduction in bandwidth preclude operation much beyond a ratio of 100 to 1.

As with the multiplier connection, overall gain can be introduced by inserting a simple attenuator between the output and Y_2 terminal. This option and the differential ratio capability of the AD534 are used in the percentage computer application shown in Figure 24. This configuration generates an output proportional to the percentage deviation of one variable (A) with respect to a reference variable (B), with a scale of 1% per volt.

OPERATION AS A SQUARE ROOTER

The operation of the AD534 in the square root mode is shown in Figure 19. The diode prevents a latching condition, which may occur if the input momentarily changes polarity. As shown, the output is always positive; it can be changed to a negative output by reversing the diode direction and interchanging the X inputs. Because the signal input is differential, all combinations of input and output polarities can be realized, but operation is restricted to the one quadrant associated with each combination of inputs.



In contrast to earlier devices, which were intolerant of capacitive loads in the square root modes, the AD534 is stable with all loads up to at least 1000 pF. For critical applications, a small adjustment to the Z input offset (see Figure 3) improves accuracy for inputs below 1 V.

UNPRECEDENTED FLEXIBILITY

The precise calibration and differential Z input provide a degree of flexibility found in no other currently available multiplier. Standard multiplication, division, squaring, square-rooting (MDSSR) functions are easily implemented while the restriction to particular input/output polarities imposed by earlier designs has been eliminated. Signals can be summed into the output, with or without gain and with either a positive or negative sense. Many new modes based on implicit function synthesis have been made possible, usually requiring only external passive components. The output can be in the form of a current, if desired, facilitating such operations as integration.

9675-015

APPLICATIONS INFORMATION

The versatility of the AD534 allows the creative designer to implement a variety of circuits such as wattmeters, frequency doublers, and automatic gain controls.




Figure 22. Sine Function Generator

Figure 25. Bridge Linearization Function


+Vs

+15V

X1

9675-018


09675-019



CALIBRATION PROCEDURE:

WITH $E_C = 1.0V$, ADJUST POTENTIOMETER TO SET f = 1.000kHz WITH $E_C = 8.0V$, ADJUST TRIMMER CAPACITOR TO SET f = 8.000kHz. LINEARITY WILL TYPICALLY BE WITHIN ±0.1% OF FS FORANY OTHER INPUT. DUE TO DELAYS IN THE COMPARATOR, THIS TECHNIQUE IS NOT SUITABLE FOR MAXIMUM FREQUENCIES ABOVE 10kHz. FOR FREQUENCIES ABOVE 10kHz THE AD537 VOLTAGE-TO-FREQUENCY CONVERTER IS RECOMMENDED. A TRIANGLE-WAVE OF ±5V PK APPEARS ACROSS THE 0.01µF CAPACITOR: IF USED AS AN OUTPUT, A VOLTAGE-FOLLOWER SHOULD BE INTERPOSED.

Figure 26. Differential Input Voltage-to-Frequency Converter




CALIBRATION PROCEDURE:

WITH MODE SWITCH IN 'RMS + DC' POSITION, APPLY AN INPUT OF +1.00V DC. ADJUST ZERO UNTIL OUTPUT READS SAME AS IMPUT. CHECK FOR INPUTS OF ±10V; OUTPUT SHOULD BE WITHIN ±0.05% (5mV). ACCURACY IS MAINTAINED FROM 60Hz TO 100kHz, AND IS TYPICALLY HIGH BY 0.5% AT 1MHz FOR V_{IN} = 4V RMS (SINE, SQUARE, OR TRIANGLULAR-WAVE). PROVIDED THAT THE PEAK INPUT IS NOT EXCEEDED, CREST FACTORS UP TO AT LEAST 10 HAVE NO APPRECIABLE EFFECT ON ACCURACY. INPUT IMPEDANCE IS ABOUT 10kΩ; FOR HIGH (10MΩ) IMPEDANCE, REMOVE MODE SWITCH AND IMPUT COUPLING COMPONENTS. FOR GUARANTEED SPECIFICATIONS THE AD536A AND AD636 ARE OFFERED AS A SINGLE PACKAGE RMS-TO-DC CONVERTER.

к.

Figure 27. Wideband, High-Crest Factor, RMS-to-DC Converter

OUTLINE DIMENSIONS



Rev. D | Page 17 of 20

ORDERING GUIDE

Model ¹ Temperature Range		Package Description	Package Option
AD534JD	0°C to +70°C	14-Lead Side Brazed Ceramic Dual In-Line Package [SBDIP]	D-14
D534JDZ 0°C to +70°C		14-Lead Side Brazed Ceramic Dual In-Line Package [SBDIP]	D-14
AD534KD 0°C to +70°C		14-Lead Side Brazed Ceramic Dual In-Line Package [SBDIP]	D-14
AD534KDZ	0°C to +70°C	14-Lead Side Brazed Ceramic Dual In-Line Package [SBDIP]	D-14
AD534LD	0°C to +70°C	14-Lead Side Brazed Ceramic Dual In-Line Package [SBDIP]	D-14
AD534LDZ	0°C to +70°C	14-Lead Side Brazed Ceramic Dual In-Line Package [SBDIP]	D-14
AD534JH	0°C to +70°C	10-Pin Metal Header Package [TO-100]	H-10
AD534JHZ	0° C to +70°C	10-Pin Metal Header Package [TO-100]	H-10
AD534KH	0°C to +70°C	10-Pin Metal Header Package [TO-100]	H-10
AD534KHZ	0°C to +70°C	10-Pin Metal Header Package [TO-100]	H-10
AD534LHZ	0°C to +70°C	10-Pin Metal Header Package [TO-100]	H-10
AD534KCHIPS	0°C to +70°C	Chip	
AD534SD	–55°C to +125°C	14-Lead Side Brazed Ceramic Dual In-Line Package [SBDIP]	D-14
AD534SD/883B	–55°C to +125°C	14-Lead Side Brazed Ceramic Dual In-Line Package [SBDIP]	D-14
AD534TD	–55°C to +125°C	14-Lead Side Brazed Ceramic Dual In-Line Package [SBDIP]	D-14
AD534TD/883B	–55°C to +125°C	14-Lead Side Brazed Ceramic Dual In-Line Package [SBDIP]	D-14
AD534SE/883B	–55°C to +125°C	20-Terminal Ceramic Leadless Chip Carrier [LCC]	E-20-1
AD534TE/883B	–55°C to +125°C	20-Terminal Ceramic Leadless Chip Carrier [LCC]	E-20-1
AD534SH	–55°C to +125°C	10-Pin Metal Header Package [TO-100]	H-10
AD534SH/883B	–55°C to +125°C	10-Pin Metal Header Package [TO-100]	H-10
AD534TH	–55°C to +125°C	10-Pin Metal Header Package [TO-100]	H-10
AD534TH/883B	–55°C to +125°C	10-Pin Metal Header Package [TO-100]	H-10
AD534SCHIPS	–55°C to +125°C	Chip	
AD534TCHIPS	–55°C to +125°C	Chip	

 1 Z = RoHS Compliant Part.

NOTES

NOTES

Rev. D | Page 20 of 20

www.analog.com

©1977–2013 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D09675-0-11/13(D)