**FEATURES**
- Four 14-Bit DACs in One Package
- Voltage Outputs
- Separate Offset Adjust for Each Output
- Reference Range of ±5 V
- Maximum Output Voltage Range of ±10 V
- Clear Function to User-Defined Code
- 44-Pin MQFP Package

**APPLICATIONS**
- Process Control
- Automatic Test Equipment
- General Purpose Instrumentation

**GENERAL DESCRIPTION**

The AD7836 contains four 14-bit DACs on one monolithic chip. It has output voltages with a full-scale range of ±10 V from reference voltages of ±5 V.

The AD7836 accepts 14-bit parallel loaded data from the external bus into one of the input latches under the control of the WR, CS and DAC channel address pins, A0–A2.

The DAC outputs are updated individually, on reception of new data. In addition, the SEL input can be used to apply the user programmed value in DAC Register E to all DACs, thus setting all DAC output voltages to the same level. The contents of the DAC data registers are not affected by the SEL input.

Each DAC output is buffered with a gain of two amplifier into which an external DAC offset voltage can be inserted via the DUTGNDx pins.

The AD7836 is available in a 44-lead MQFP package.
AD7836* PRODUCT PAGE QUICK LINKS
Last Content Update: 02/23/2017

COMPARABLE PARTS
View a parametric search of comparable parts.

DOCUMENTATION
Data Sheet
• AD7836: LC²MOS Quad 14-Bit DAC Data Sheet

REFERENCE MATERIALS
Solutions Bulletins & Brochures
• Digital to Analog Converters ICs Solutions Bulletin

DESIGN RESOURCES
• AD7836 Material Declaration
• PCN-PDN Information
• Quality And Reliability
• Symbols and Footprints

DISCUSSIONS
View all AD7836 EngineerZone Discussions.

SAMPLE AND BUY
Visit the product page to see pricing options.

TECHNICAL SUPPORT
Submit a technical question or find your regional support number.

DOCUMENT FEEDBACK
Submit feedback for this data sheet.

This page is dynamically generated by Analog Devices, Inc., and inserted into this data sheet. A dynamic change to the content on this page will not trigger a change to either the revision number or the content of the product data sheet. This dynamic page may be frequently modified.
### AD7836—SPECIFICATIONS

(V<sub>CC</sub> = +5 V ± 5%; V<sub>BB</sub> = +15 V ± 5%; V<sub>SS</sub> = −15 V ± 5%; AGND = DGND = DOUTGND = 0 V; R<sub>L</sub> = 5 kΩ and C<sub>L</sub> = 50 pF to GND, T<sub>MIN</sub> = T<sub>MIN</sub> to T<sub>MAX</sub>, unless otherwise noted)

#### Parameter A Units Test Conditions/Comments

**ACCURACY**
- **Resolution**: 14 Bits  
  - Guaranteed Monotonic Over Temperature
- **Relative Accuracy**: ±2 LSB max  
  - V<sub>REF</sub>(+) = +5 V, V<sub>REF</sub>(-) = −5 V. Typically within ±1 LSB
- **Differential Nonlinearity**: ±0.9 LSB max Guaranteed Monotonic Over Temperature
- **Full-Scale Error**: ±8 LSB max  
  - V<sub>REF</sub>(+) = +5 V, V<sub>REF</sub>(-) = −5 V. Typically within ±1 LSB
- **Zero-Scale Error**: ±8 LSB max  
  - V<sub>REF</sub>(+) = +5 V, V<sub>REF</sub>(-) = −5 V. Typically within ±1 LSB
- **Gain Error**: ±2 mV typ  
  - V<sub>REF</sub>(+) = +5 V, V<sub>REF</sub>(-) = −5 V
- **Gain Temperature Coefficient<sup>2</sup>**: 20 ppm FSR/°C typ  
  - 40 ppm FSR/°C max
- **DC Crosstalk<sup>2</sup>**: 50 µV max

**REFERENCE INPUTS**
- **DC Input Resistance**: 100 MΩ typ  
  - Per Input. Typically ±20 nA
- **Input Current**: ±1 µA max  
  - V<sub>REF</sub>(+) = +5 V, V<sub>REF</sub>(-) = −5 V
- **V<sub>REF</sub>(+) Range**: 0/+5 V min/max
- **V<sub>REF</sub>(-) Range**: −5/0 V min/max
- **[V<sub>REF</sub>(+) − V<sub>REF</sub>(-)]**: 2/10 V min/max

**OUTPUT CHARACTERISTICS**
- **Output Voltage Swing**: ±10 V min  
  - 2 × (V<sub>REF</sub>(-) + [V<sub>REF</sub>(+) − V<sub>REF</sub>(-)] × D) − V<sub>DUTGND</sub>
- **Short Circuit Current**: 25 mA max
- **Resistive Load**: 5 kΩ min
- **Capacitive Load**: 50 pF max

**DIGITAL INPUTS**
- **V<sub>INH</sub> Input High Voltage**: 2.4 V min
- **V<sub>INL</sub> Input Low Voltage**: 0.8 V max
- **I<sub>INH</sub> Input Current**: ±10 µA max
- **C<sub>IN</sub> Input Capacitance**: 10 pF max

**POWER REQUIREMENTS**
- **V<sub>CC</sub>**: 5.0 V nom  
  - ±5% for Specified Performance
- **V<sub>DD</sub>**: 15.0 V nom  
  - ±5% for Specified Performance
- **V<sub>SS</sub>**: −15.0 V nom  
  - ±5% for Specified Performance
- **Power Supply Sensitivity**:
  - ΔFull Scale/ΔV<sub>DD</sub>: 110 dB typ
  - ΔFull Scale/ΔV<sub>SS</sub>: 100 dB typ
- **I<sub>CC</sub>**: 0.5 mA max  
  - V<sub>DNL</sub> = V<sub>CC</sub>, V<sub>INL</sub> = DGND. Dynamic Current
- **I<sub>DD</sub>**: 8 mA max  
  - V<sub>DNL</sub> = 2.4 V min, V<sub>INL</sub> = 0.8 V max
- **I<sub>SS</sub>**: 14 mA max  
  - Outputs Unloaded. Typically 7 mA

**AC PERFORMANCE CHARACTERISTICS**
(These characteristics are included for Design Guidance and are not subject to production testing.)

#### Parameter A Units Test Conditions/Comments

**DYNAMIC PERFORMANCE**
- **Output Voltage Settling Time**: 16 µs typ  
  - Full-Scale Change to ±1/2 LSB. DAC Latch Contents Alternately Loaded with All 0s and All 1s
- **Digital-to-Analog Glitch Impulse**: 150 nV·s typ  
  - Measured with V<sub>REF</sub>(+) = +5 V, V<sub>REF</sub>(-) = −5 V. DAC Latch Alternately Loaded with 1FFF Hex and 2000 Hex. Not Dependent on Load Conditions
- **DC Output Impedance**: 0.3 Ω max
- **Channel-to-Channel Isolation**: 115 dB typ
- **DAC-to-DAC Crosstalk**: 10 nV·s typ  
  - See Terminology
- **Digital Crosstalk**: 10 nV·s typ  
  - See Terminology
- **Digital Feedthrough**: 0.2 nV·s typ  
  - Effect of Input Bus Activity on DAC Output Under Test
- **Output Noise Spectral Density**
  - @ 1 kHz: 40 nV/√Hz typ  
  - All 1s Loaded to DAC. V<sub>REF</sub>(+) = V<sub>REF</sub>(-) = 0 V

**NOTES**
1 Temperature range for A Version: −40°C to +85°C
2 Guaranteed by design.
Specifications subject to change without notice.
**TIMING SPECIFICATIONS**

\( V_{CC} = +5 \text{ V} \pm 5\% ; \ V_{DD} = +15 \text{ V} \pm 5\% ; \ V_{SS} = -15 \text{ V} \pm 5\% ; \ AGND = DGND = 0 \text{ V} \)

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Limit at ( T_{\text{MIN}}, T_{\text{MAX}} )</th>
<th>Units</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>( t_1 )</td>
<td>15 ns min</td>
<td></td>
<td>A0, A1, A2 to WR Setup Time</td>
</tr>
<tr>
<td>( t_2 )</td>
<td>0 ns min</td>
<td></td>
<td>A0, A1, A2 to WR Hold Time</td>
</tr>
<tr>
<td>( t_3 )</td>
<td>0 ns min</td>
<td></td>
<td>CS to WR Setup Time</td>
</tr>
<tr>
<td>( t_4 )</td>
<td>0 ns min</td>
<td></td>
<td>WR to CS Hold Time</td>
</tr>
<tr>
<td>( t_5 )</td>
<td>44 ns min</td>
<td></td>
<td>WR Pulsewidth</td>
</tr>
<tr>
<td>( t_6 )</td>
<td>15 ns min</td>
<td></td>
<td>Data Setup Time</td>
</tr>
<tr>
<td>( t_7 )</td>
<td>4.5 ns min</td>
<td></td>
<td>Data Hold Time</td>
</tr>
<tr>
<td>( t_8 )</td>
<td>44 ns min</td>
<td></td>
<td>WR Pulse Interval</td>
</tr>
<tr>
<td>( t_9 )</td>
<td>16 ( \mu )s typ</td>
<td></td>
<td>Settling Time</td>
</tr>
<tr>
<td>( t_{10} )</td>
<td>300 ns max</td>
<td></td>
<td>CLR Pulse Activation Time</td>
</tr>
</tbody>
</table>

**NOTES**

1. All input signals are specified with \( tr = tf = 5 \text{ ns} \) (10\% to 90\% of 5 V) and timed from a voltage level of 1.6 V.
2. Rise and fall times should be no longer than 50 ns.

Specifications subject to change without notice.

---

**Figure 1. Timing Diagram**
AD7836

ABSOLUTE MAXIMUM RATINGS

(TA = +25°C unless otherwise noted)

VCC to DGND ................. –0.3 V, +7 V or VDD + 0.3 V
(Vichever Is Lower)
VDD to AGND .................. –0.3 V, +17 V
VSS to AGND .................. +0.3 V, –17 V
AGND to DGND ................ –0.3 V, +0.3 V
Digital Inputs to DGND ........ –0.3 V, VCC + 0.3 V
VREF(+) to VREF(–) .......... –0.3 V, +18 V
VREF(+) to AGND ............. VSS – 0.3 V, VDD + 0.3 V
VREF(–) to AGND ............. VSS – 0.3 V, VDD + 0.3 V
DUTGND to AGND .......... VSS – 0.3 V, VDD + 0.3 V
VOUT (A–D) to AGND .... VSS – 0.3 V, VDD + 0.3 V

Operating Temperature Range
Industrial (A Version) ........ –40°C to +85°C
Storage Temperature Range .... –65°C to +150°C
Junction Temperature ............. +150°C

MQFP Package, Power Dissipation ............... 480 mW
θJA Thermal Impedance ...................... 95°C/W
Lead Temperature, Soldering
Vapor Phase (60 sec) ................. +215°C
Infrared (15 sec) ................. +220°C

NOTES
1 Stresses above those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
2 Transient currents of up to 100 mA will not cause SCR latch-up.

WARNING!
ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD7836 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.

ORDERING GUIDE

<table>
<thead>
<tr>
<th>Model</th>
<th>Temperature Range</th>
<th>Linearity Error (LSBs)</th>
<th>DNL (LSBs)</th>
<th>Package Option*</th>
</tr>
</thead>
<tbody>
<tr>
<td>AD7836AS</td>
<td>–40°C to +85°C</td>
<td>±2</td>
<td>±0.9</td>
<td>S-44</td>
</tr>
</tbody>
</table>

*S = Plastic Quad Flatpack (MQFP).
### PIN DESCRIPTION

<table>
<thead>
<tr>
<th>Pin Mnemonic</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>VCC</td>
<td>Logic Power Supply; +5 V ± 5%.</td>
</tr>
<tr>
<td>VSS</td>
<td>Negative Analog Power Supply; –15 V ± 5%.</td>
</tr>
<tr>
<td>VDD</td>
<td>Positive Analog Power Supply; +15 V ± 5%.</td>
</tr>
<tr>
<td>DGND</td>
<td>Digital Ground.</td>
</tr>
<tr>
<td>AGND</td>
<td>Analog Ground.</td>
</tr>
<tr>
<td>(V_{\text{REF}(+)A}, V_{\text{REF}(–)A})</td>
<td>Reference Inputs for DAC A. These reference voltages are referred to AGND.</td>
</tr>
<tr>
<td>(V_{\text{REF}(+)B}, V_{\text{REF}(–)B})</td>
<td>Reference Inputs for DAC B. These reference voltages are referred to AGND.</td>
</tr>
<tr>
<td>(V_{\text{REF}(+)C}, V_{\text{REF}(–)C})</td>
<td>Reference Inputs for DAC C. These reference voltages are referred to AGND.</td>
</tr>
<tr>
<td>(V_{\text{REF}(+)D}, V_{\text{REF}(–)D})</td>
<td>Reference Inputs for DAC D. These reference voltages are referred to AGND.</td>
</tr>
<tr>
<td>(V_{\text{OUT}A}, \ldots, V_{\text{OUT}D})</td>
<td>DAC Outputs.</td>
</tr>
<tr>
<td>CS</td>
<td>Level-Triggered Chip Select Input (active low). The device is selected when this input is low.</td>
</tr>
<tr>
<td>DB0 . . . DB13</td>
<td>Parallel Data Inputs. The AD7836 can accept a straight 14-bit parallel word on DB0 to DB13 where DB13 is the MSB and DB0 is the LSB.</td>
</tr>
<tr>
<td>A0, A1, A2</td>
<td>Address inputs. A0, A1 and A2 are decoded to select one of the five input latches for a data transfer.</td>
</tr>
<tr>
<td>CLR</td>
<td>Asynchronous Clear Input (level sensitive, active low). When this input is low, all analog outputs are switched to the externally set potential on the DUTGND pin. The contents of data registers A to E are not affected when the CLR pin is taken low. When CLR is brought back high, the DAC outputs revert back to their original outputs as determined by the data in their data registers.</td>
</tr>
<tr>
<td>WR</td>
<td>Level-Triggered Write Input (active low), when active and used in conjunction with CS to write data to the AD7836 input buffer. Data is latched into the selected data register on the rising edge of WR.</td>
</tr>
<tr>
<td>DUTGND A</td>
<td>Device Sense Ground for DAC A. Vout A is referenced to the voltage applied to this pin.</td>
</tr>
<tr>
<td>DUTGND B</td>
<td>Device Sense Ground for DAC B. Vout B is referenced to the voltage applied to this pin.</td>
</tr>
<tr>
<td>DUTGND C</td>
<td>Device Sense Ground for DAC C. Vout C is referenced to the voltage applied to this pin.</td>
</tr>
<tr>
<td>DUTGND D</td>
<td>Device Sense Ground for DAC D. Vout D is referenced to the voltage applied to this pin.</td>
</tr>
<tr>
<td>SEL</td>
<td>Select pin, active high level triggered input. When the SEL input is high, the user programmed value in DATAREG E will be loaded into all DAC registers and the DAC outputs updated accordingly. The contents of the other DATA REGs (A–D) will not be affected by the SEL pin.</td>
</tr>
</tbody>
</table>

### PIN CONFIGURATION

![AD7836 Pin Configuration Diagram](image-url)
Relative Accuracy
Relative accuracy or endpoint linearity is a measure of the maximum deviation from a straight line passing through the endpoints of the DAC transfer function. It is measured after adjusting for zero error and full-scale error and is normally expressed in Least Significant Bits or as a percentage of full-scale reading.

Differential Nonlinearity
Differential nonlinearity is the difference between the measured change and the ideal 1 LSB change between any two adjacent codes. A specified differential nonlinearity of 1 LSB maximum ensures monotonicity.

DC Crosstalk
Although the common input reference voltage signals are internally buffered, small IR drops in the individual DAC reference inputs across the die can mean that an update to one channel can produce a dc output change in one or other of the channel outputs.

The four DAC outputs are buffered by op amps that share common VDD and VSS power supplies. If the dc load current changes in one channel (due to an update), this can result in a further dc change in one or other channel outputs. This effect is most obvious at high load currents and reduces as the load currents are reduced. With high impedance loads the effect is virtually unmeasurable.

Output Voltage Settling Time
This is the amount of time it takes for the output to settle to a specified level for a full-scale input change.

Digital-to-Analog Glitch Impulse
This is the amount of charge injected into the analog output when the inputs change state. It is specified as the area of the glitch in nV-sec. It is measured with VREF(+) = +5 V and VREF(–) = -5 V and the digital inputs toggled between 1FFFHEX and 8000H.

Channel-to-Channel Isolation
Channel-to-channel isolation refers to the proportion of input signal from one DACs reference input that appears at the output of the other DAC. It is expressed in dBs.

DAC-to-DAC Crosstalk
DAC-to-DAC crosstalk is defined as the glitch impulse that appears at the output of one converter due to both the digital change and subsequent analog O/P change at another converter. It is specified in nV-s.

Digital Crosstalk
The glitch impulse transferred to the output of one converter due to a change in digital input code to the other converter is defined as the digital crosstalk and is specified in nV-s.

Digital Feedthrough
When the device is not selected, high frequency logic activity on the device’s digital inputs can be capacitively coupled both across and through the device to show up as noise on the VOUT pins. This noise is digital feedthrough.

DC Output Impedance
This is the effective output source resistance. It is dominated by package lead resistance.
Typical Performance Characteristics–AD7836

Figure 2. Typical INL Plot

Figure 3. Typical DNL Plot

Figure 4. Typical INL Error vs. Temperature

Figure 5. Typical DNL Error vs. Temperature

Figure 6. Offset and Full-Scale Error vs. Temperature

Figure 7. ICC vs. Temperature

Figure 8. Typical Digital/Analog Glitch Impulse

Figure 9. Settling Time (+)

Figure 10. IDD/ISS vs. Temperature
AD7836

Unipolar Configuration

Figure 11 shows the AD7836 in the unipolar binary circuit configuration. The \( V_{\text{REF}}(+) \) input of the DAC is driven by the AD586, a +5 V reference. \( V_{\text{REF}}(-) \) is tied to ground. Table II gives the code table for unipolar operation of the AD7836. Other suitable references include the REF02, a precision 5 V reference, and the REF195, a low dropout, micropower precision +5 V reference.

Offset and gain may be adjusted in Figure 2 as follows: To adjust offset, disconnect the \( V_{\text{REF}}(-) \) input from 0 V, load the DAC with all 0s and adjust the \( V_{\text{REF}}(-) \) voltage until \( V_{\text{OUT}} = 0 \) V. For gain adjustment, the AD7836 should be loaded with all 1s and \( R_1 \) adjusted until \( V_{\text{OUT}} = 10 \) V(16383/16384) = 9.999389.

Many circuits will not require these offset and gain adjustments. In these circuits \( R_1 \) can be omitted. Pin 5 of the AD586 may be left open circuit and Pin 2 (\( V_{\text{REF}}(-) \)) of the AD7836 tied to 0 V.

**Table II. Code Table for Unipolar Operation**

<table>
<thead>
<tr>
<th>Binary Number in DAC Latch</th>
<th>Analog Output ( (V_{\text{OUT}}) )</th>
</tr>
</thead>
<tbody>
<tr>
<td>MSB</td>
<td>LSB</td>
</tr>
<tr>
<td>11</td>
<td>1111</td>
</tr>
<tr>
<td>10</td>
<td>0000</td>
</tr>
<tr>
<td>01</td>
<td>1111</td>
</tr>
<tr>
<td>00</td>
<td>0000</td>
</tr>
<tr>
<td>0</td>
<td>0000</td>
</tr>
</tbody>
</table>

**NOTE**

\( V_{\text{REF}} = V_{\text{REF}}(+) - V_{\text{REF}}(-) \).

For \( V_{\text{REF}}(+) = +5 \) V, \( V_{\text{REF}}(-) = -5 \) V, \( V_{\text{REF}} = 10 \) V, 1 LSB = 2 \( V_{\text{REF}} \) V/2\(^{14}\) = 20 \( V/16384 = 1220 \) \( \mu \)V.

**Bipolar Configuration**

Figure 12 shows the AD7836 set up for ±10 V operation. The AD588 provides precision ±5 V tracking outputs that are fed to the \( V_{\text{REF}}(+) \) and \( V_{\text{REF}}(-) \) inputs of the AD7836. The code table for bipolar operation of the AD7836 is shown in Table III.

In Figure 12, full-scale and bipolar zero adjustments are provided by varying the gain and balance on the AD588. \( R_2 \) varies the gain on the AD588 while \( R_3 \) adjusts the offset of both the +5 V and -5 V outputs together with respect to ground.

For bipolar-zero adjustment, the DAC is loaded with 1000 . . . 0000 and \( R_3 \) is adjusted until \( V_{\text{OUT}} = 0 \) V. Full scale is adjusted by loading the DAC with all 1s and adjusting \( R_2 \) until \( V_{\text{OUT}} = 10(8191/8192) \) V = 9.999779 V.

**Table III. Code Table for Bipolar Operation**

<table>
<thead>
<tr>
<th>Binary Number in DAC Latch</th>
<th>Analog Output ( (V_{\text{OUT}}) )</th>
</tr>
</thead>
<tbody>
<tr>
<td>MSB</td>
<td>LSB</td>
</tr>
<tr>
<td>11</td>
<td>1111</td>
</tr>
<tr>
<td>10</td>
<td>0000</td>
</tr>
<tr>
<td>01</td>
<td>1111</td>
</tr>
<tr>
<td>00</td>
<td>0000</td>
</tr>
<tr>
<td>0</td>
<td>0000</td>
</tr>
</tbody>
</table>

**NOTE**

\( V_{\text{REF}} = (V_{\text{REF}}(+) – V_{\text{REF}}(-)). \)

For \( V_{\text{REF}}(+) = +5 \) V, and \( V_{\text{REF}}(-) = -5 \) V, \( V_{\text{REF}} = 10 \) V, 1 LSB = 2 \( V_{\text{REF}} \) V/2\(^{14}\) = 20 \( V/16384 = 1220 \) \( \mu \)V.

**CONTROLLED POWER-ON OF THE OUTPUT STAGE**

A block diagram of the output stage of the AD7836 is shown in Figure 13. It is capable of driving a load of 5 kΩ in parallel with 50 pF. \( G_1 \) to \( G_6 \) are transmission gates that are used to control the power on voltage present at \( V_{\text{OUT}} \). On power up \( G_1 \) and \( G_2 \) are also used in conjunction with the CLR input to set \( V_{\text{OUT}} \) to the user defined voltage present at the DUTGND pin. When CLR is taken back high the DAC outputs reflect the data in the DAC registers.
Power-On with CLR Low
The output stage of the AD7836 has been designed to allow output stability during power-on. If CLR is kept low during power-on, then just after power is applied to the AD7836, the situation is as depicted in Figure 14. G₁, G₄ and G₆ are open while G₂, G₃ and G₅ are closed.

![Figure 14. Output Stage with V_DD < 10 V](image1)

V_OUT is kept within a few hundred millivolts of DUTGND via G₅ and a 6kΩ resistor. This thin-film resistor is connected in parallel with the gain resistors of the output amplifier. The output amplifier is connected as a unity gain buffer via G₅, and the DUTGND voltage is applied to the buffer input via G₂. The amplifier’s output is thus at the same voltage as the DUTGND pin. The output stage remains configured as in Figure 14 until the voltage at V_DD and V(SS) reaches approximately ±10 V. By now the output amplifier has enough headroom to handle signals at its input and has also had time to settle. The internal power-on circuitry opens G₂ and G₅ and closes G₄ and G₆. This situation is shown in Figure 15. Now the output amplifier is configured in its noise gain configuration via G₄ and G₆. The DUTGND voltage is still connected to the noninverting input via G₂ and this voltage appears at V_OUT.

![Figure 15. Output Stage with V_DD > 10 V and CLR Low](image2)

When CLR is taken back high, the output stage is configured as shown in Figure 16. The internal control logic closes G₁ and opens G₂. The output amplifier is connected in a noninverting gain of two configuration. The voltage that appears on the VOUT pins is determined by the data present in the DAC registers. To set all output voltages to the same known state, a write to DATA REG E with the SEL pin high allows all DAC registers to be updated with the same data.

![Figure 16. Output Stage After CLR Is Taken High](image3)

Power-On with CLR High
If CLR is high on the application of power to the device, the output stages of the AD7836 are configured as in Figure 17 while V_DD/V(SS) are less than ±10 V. G₁ is closed and G₂ is open thereby connecting the output of the DAC to the input of its output amplifier. G₃ and G₅ are closed while G₄ and G₆ are open thus connecting the output amplifier as a unity gain buffer. V_OUT is connected to DUTGND via G₅ through a 6 kΩ resistor until V_DD and V(SS) reach approximately ±10 V.

![Figure 17. Output Stage Powering Up with CLR High While V_DD/V(SS) < ±10 V](image4)

When the supplies reach ±10 V, the internal power-on circuitry opens G₃ and G₅ and closes G₄ and G₆ configuring the output stage as shown in Figure 18.

![Figure 18. Output Stage Powering Up with CLR High When V_DD/V(SS) > ±10 V](image5)
DUTGND Voltage Range
During power-on, the V_\text{OUT} \text{ pins of the AD7836 are connected}
\text{ to the relevant DUTGND pins \text{ via} G_6 \text{ and the 6 k\Omega thin-film}}
\text{ resistor. The DUTGND potential must obey the max ratings at}
\text{ all times. Thus, the voltage at the V_\text{OUT} \text{ pins of the AD7836 stay within}}
\text{ \pm 2 V of the relevant DUTGND potential during power-on, the}
\text{ voltage applied to DUTGND should also be kept within the}
\text{ range AGND – 2 V, AGND + 2 V.}

Once the AD7836 has powered on and the on-chip amplifiers
\text{ have settled, any voltage that is now applied to the DUTGND}
\text{ pin is subtracted from the DAC output which has been gained}
\text{ up by a factor of two. Thus, for specified operation, the max-}
\text{ imum voltage that can be applied to DUTGND is the minimum}
\text{ 2 \times V_{\text{REF}(+)} voltage, and the minimum voltage that can be applied to DUTGND is the minimum}
\text{ 2 \times V_{\text{REF}(-)} voltage. After the AD7836 has fully powered on,}
\text{ the outputs can track any DUTGND voltage within this}
\text{ minimum/maximum range.}

MICROPROCESSOR INTERFACING
Interfacing the AD7836—16-Bit Interface
The AD7836 can be interfaced to a variety of 16-bit micro-
\text{ controllers or DSP processors. Figure 19 shows the AD7836}
\text{ interfaced to a generic 16-bit microcontroller/DSP processor.}
\text{ The lower address lines from the processor are connected to}
\text{ A0, A1 and A2 on the AD7836 as shown. The upper address}
\text{ lines are decoded to provide a chip select signal for the}
\text{ AD7836. They are also decoded (in conjunction with the lower}
\text{ address lines if need be) to provide a SEL signal. The fast inter-
\text{ face timing of the AD7836 allows direct interface to a wide vari-
\text{ ety of microcontrollers and DSPs as shown in Figure 19.}}

APPLICATIONS
Power Supply Bypassing and Grounding
In any circuit where accuracy is important, careful consider-
\text{ ation of the power supply and ground return layout helps to}
\text{ ensure the rated performance. The printed circuit board on}
\text{ which the AD7836 is mounted should be designed such that}
\text{ the analog and digital sections are separated and confined to}
\text{ certain areas of the board. This facilitates the use of ground}
\text{ planes that can be separated easily. A minimum etch tech-
\text{ nique is generally best for ground planes as it gives the best}
\text{ shielding. Digital and analog ground planes should only be}
\text{ joined at one place. If the AD7836 is the only device requiring}
\text{ an AGND to DGND connection, then the ground planes}
\text{ should be connected at the AGND and DGND pins of the}
\text{ AD7836. If the AD7836 is in a system where multiple devices}
\text{ require an AGND to DGND connection, the connection}
\text{ should still be made at one point only, a star ground point}
\text{ which should be established as close as possible to the}
\text{ AD7836.}

Digital lines running under the device should be avoided as
\text{ these will couple noise onto the die. The analog ground plane}
\text{ should be allowed to run under the AD7836 to avoid noise}
\text{ coupling. The power supply lines of the AD7836 should use}
\text{ as large a trace as possible to provide low impedance paths and}
\text{ reduce the effects of glitches on the power supply line. Fast}
\text{ switching signals like clocks should be shielded with digital}
\text{ ground to avoid radiating noise to other parts of the board and}
\text{ should never be run near the analog inputs.}

Avoid crossover of digital and analog signals. Traces on oppo-
\text{ site sides of the board should run at right angles to each other.}
\text{ This reduces the effects of feedthrough through the board. A}
\text{ microstrip technique is by far the best but not always possible}
\text{ with a double sided board. In this technique, the component}
\text{ side of the board is dedicated to ground plane while signal}
\text{ traces are placed on the solder side.}

The AD7836 should have ample supply bypassing located as
\text{ close to the package as possible, ideally right up against the}
\text{ device. Figure 20 shows the recommended capacitor values of}
\text{ 10 \mu F in parallel with 0.1 \mu F on each of the supplies. The 10 \mu F}
\text{ capacitors are the tantalum bead type. The 0.1 \mu F capacitor}
\text{ should have low Effective Series Resistance (ESR) and Effec-
\text{ tive Series Inductance (ESI), such as the common ceramic}
\text{ types, which provide a low impedance path to ground at high}
\text{ frequencies to handle transient currents due to internal logic}
\text{ switching.}

\text{ Figure 20. Recommended Decoupling Scheme for AD7836}
Automated Test Equipment

The AD7836 is particularly suited for use in an automated test environment. Figure 21 shows the AD7836 providing the necessary voltages for the pin driver and the window comparator in a typical ATE pin electronics configuration. AD588s are used to provide reference voltages for the AD7836. In the configuration shown, the AD588s are configured so that the voltage at Pin 1 is 5 V greater than the voltage at Pin 9 and the voltage at Pin 15 is 5 V less than the voltage at Pin 9.

One of the AD588s is used as a reference for DACs 1 and 2. These DACs are used to provide high and low levels for the pin driver. The pin driver may have an associated offset. This can be nulled by applying an offset voltage to Pin 9 of the AD588. First, the code 1000 . . . 0000 is loaded into the DACA latch and the pin driver output is set to the DACA output. The VOFFSET voltage is adjusted until 0 V appears between the pin driver output and DUT GND. This causes both VREF(+) and VREF(–) to be offset with respect to AGND by an amount equal to VOFFSET. However, the output of the pin driver will vary from –10 V to +10 V if respect to AGND as the DAC input code varies from 000 . . . 000 to 111 . . . 111. The VOFFSET voltage is also applied to the DUTGND pins. When a clear is performed on the AD7836, the output of the pin driver will be 0 V with respect to Device GND.

The other AD588 is used to provide a reference voltage for DACs C and D. These provide the reference voltages for the window comparator shown in the diagram. Note that Pin 9 of this AD588 is connected to Device GND. This causes VREF(+)/C & D and VREF(–)/C & D to be referenced to Device GND. As DAC 3 and DAC 4 input code varies from 000 . . . 000 to 111 . . . 111, VOUT3 and VOUT4 vary from –10 V to +10 V with respect to Device GND. Device GND is also connected to DUTGND. When the AD7836 is cleared, VOUTC and VOUTD are cleared to 0 V with respect to DEVICE GND.

Programmable Reference Generation for the AD7836 in an ATE Application

The AD7836 is particularly suited for use in an automated test environment. The reference input for the AD7836 quad 14-bit DAC requires two references for each DAC. Programmable references may be a requirement in some ATE applications as the offset and gain errors at the output of each DAC can be adjusted by varying the voltages on the reference pins of the DAC. To trim offset errors, the DAC is loaded with the digital code 000 . . . 000 and the voltage on the VREF(–) pin is adjusted until the desired negative output voltage is obtained. To trim out gain errors, first the offset error is trimmed. Then the DAC is loaded with the code 111 . . . 111 and the voltage on the VREF(+) pin is adjusted until the desired full scale voltage minus one LSB is obtained.

It is not uncommon in ATE design, to have other circuitry at the output of the AD7836 that can have offset and gain errors of up to ±300 mV. These offset and gain errors can be easily removed by adjusting the reference voltages of the AD7836. The AD7836 uses nominal reference values of ±5 V to achieve an output span of ±10 V. Since the AD7836 has a gain of two from the reference inputs to the DAC output, adjusting the reference voltages by ±150 mV will adjust the DAC offset and gain by ±300 mV.

There are a number of suitable 8- and 10-bit DACs available that would be suitable to drive the reference inputs of the AD7836, such as the AD7804 which is a quad 10-bit digital-to-analog converter with serial load capabilities. The voltage output from this DAC is in the form of VREF = ±VSWING and rail to rail operation is achievable. The voltage reference for this DAC can be internally generated or provided externally. This DAC also contains an 8-bit SUB DAC which can be used to shift the complete transfer function of each DAC around the VREF point. This can be used as a fine trim on the output voltage. In this Application two AD7804s are required to provide programmable reference capability for all four DACs. One AD7804 is used to drive the VREF(+) pins and the second package used to drive the VREF(–) pins.

Another suitable DAC for providing programmable reference capability is the AD8803. This is an octal 8-bit trimDAC® and provides independent control of both the top and bottom ends of the trimDAC. This is helpful in maximizing the resolution of devices with a limited allowable voltage control range. The AD8803 has an output voltage range of GND to VDD (0 V to +5 V). To trim the VREF(+) input, the appropriate trim range on the AD8803 DAC can be set using the VREFH and VREFL pins allowing 8 bits of resolution between the two points. This will allow the VREFH pin to be adjusted to remove gain errors.

To trim the VREF(–) voltage, some method of providing a trim voltage in the required negative voltage range is required. Neither the AD7804 or the AD8803 can provide this range in normal operation as their output range is 0 V to +5 V. There are two methods of producing this negative voltage. One method is to provide a positive output voltage and then to level shift that analog voltage to the required negative range. Alternatively...
AD7836

these DACs can be operated with supplies of 0 V and a –5 V, with the VDD pin connected to 0 V and the GND pin connected to –5 V. Now these can be used to provide the negative reference voltages for the VREF(–) inputs on the AD7836. However, the digital signals driving the DACs need to be level shifted from the 0 V to +5 V range to the –5 V to 0 V range. Figure 22 shows a typical application circuit to provide programmable reference capabilities for the AD7836.

Figure 22. Programmable Reference Generation for the AD7836

OUTLINE DIMENSIONS
Dimensions shown in inches and (mm).

44-Lead MQFP (S-44)