

STL80N10WF7

N-channel 100 V, 9.4 mΩ typ., 80 A, STripFET™ F7 Power MOSFET in a PowerFLAT™ 5x6 package

Datasheet - production data





Figure 1: Internal schematic diagram



Features

Order code	V _{DS}	R _{DS(on)max}	ΙD	Ртот
STL80N10WF7	100 V	11 mΩ	80 A	150 W

- Best in class SOA capability
- High current surge capability
- Extremely low on-resistance

Applications

- Hot-swap
- Electronic fuse
- Load switch

Description

This N-channel Power MOSFET utilizes STripFET™ F7 technology with an enhanced trench gate structure able to provide a wider SOA capability in conjunction with a very low on-state resistance. The resulting MOSFET ensures the best trade-off between linear mode operation and switching operation.

Table 1: Device summary

Order code	Marking	Package	Packing
STL80N10WF7	80N10WF7	PowerFLAT™ 5x6	Tape and reel

Contents STL80N10WF7

Contents

1	Electric	eal ratings	3
2	Electric	eal characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	cuits	8
4	Packag	e information	9
	4.1	PowerFLAT™ 5x6 type C package information	9
	4.2	PowerFLAT™ 5x6 type C packing information	11
5	Revisio	n history	13

STL80N10WF7 Electrical ratings

1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _{DS}	Drain-source voltage	100	V
V_{GS}	Gate-source voltage	±20	V
I _D ⁽¹⁾	Drain current (continuous) at T _c = 25 °C	80	Α
I _D ⁽¹⁾	Drain current (continuous) at T _C = 100 °C	59	Α
I _{DM} ⁽¹⁾⁽²⁾	Drain current (pulsed)	320	Α
I _D (3)	Drain current (continuous) at T _{pcb} = 25 °C	15	Α
I _D (3)	Drain current (continuous) at T _{pcb} = 100 °C	11	Α
I _{DM} ⁽³⁾⁽²⁾	Drain current (pulsed)	60	
P _{TOT} ⁽¹⁾	Total dissipation at T _C = 25 °C	150	W
P _{TOT} (3)	Total dissipation at T _{pcb} = 25 °C	4.8	
TJ	Operating junction temperature range	FF to 17F	
T _{stg}	Storage temperature range	-55 to 175	°C

Notes:

Table 3: Thermal data

Symbol	Parameter	Value	Unit
R _{thj-case}	Thermal resistance junction-case	1.0	°C/W
R _{thj-pcb} ⁽¹⁾	Thermal resistance junction-pcb	31.3	°C/W

Notes

 $^{(1)}$ When mounted on FR-4 board of 1inch², 2oz Cu, t < 10 s.

 $^{^{(1)}\}text{This}$ value is rated according to $R_{\text{thj-c}}.$

⁽²⁾Pulse width limited by safe operating area.

 $^{^{(3)}\}text{This}$ value is rated according to $R_{\text{thj-pcb}}.$

Electrical characteristics STL80N10WF7

2 Electrical characteristics

(T_C = 25 °C unless otherwise specified)

Table 4: On /off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}, I_D = 1 \text{ mA}$	100			V
	Zero gate voltage	$V_{GS} = 0 \text{ V}, V_{DS} = 100 \text{ V}$			1	μΑ
I _{DSS}	drain current	$V_{GS} = 0 \text{ V}, V_{DS} = 100 \text{ V},$ $T_{C} = 125 \text{ °C}^{(1)}$			100	μΑ
Igss	Gate-body leakage current	V _{DS} = 0 V, V _{GS} = 20 V			100	nA
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}$, $I_D = 250 \mu A$	2.5		4.5	V
R _{DS(on)}	Static drain-source on- resistance	V _{GS} = 10 V, I _D = 7.5 A		9.4	11.0	mΩ

Notes:

Table 5: Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ciss	Input capacitance		-	2190	ı	pF
Coss	Output capacitance	$V_{GS} = 0 \text{ V}, V_{DS} = 50 \text{ V}, f = 1 \text{ MHz}$	-	1350	ı	pF
Crss	Reverse transfer capacitance	V65 - 0 V, VD5 - 30 V, I - I IVII IZ	-	65	-	pF
Qg	Total gate charge	$V_{DD} = 50 \text{ V}, I_D = 15 \text{ A},$	-	36	•	nC
Qgs	Gate-source charge	V _{GS} = 10 V	-	13	ı	nC
Q_{gd}	Gate-drain charge	(see Figure 14: "Test circuit for gate charge behavior")	-	9.4	-	nC

Table 6: Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	$V_{DD} = 50 \text{ V}, I_{D} = 7.5 \text{ A},$	-	21.4	-	ns
tr	Rise time	$R_G = 4.7 \Omega$, $V_{GS} = 10 V$ (see Figure 13: "Test circuit for	-	13	-	ns
t _{d(off)}	Turn-off delay time		-	35.2	-	ns
t _f	Fall time	resistive load switching times")	-	16.2	-	ns

 $[\]ensuremath{^{(1)}}\mbox{Defined}$ by design, not subject to production test.


Table 7: Source drain diode


	_			_		
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{SD} ⁽¹⁾	Forward on voltage	V _{GS} = 0 V, I _{SD} = 15 A	ı	ı	1.2	V
t _{rr}	Reverse recovery time	I _{SD} = 15 A, di/dt = 100 A/µs	-	37		ns
Qrr	Reverse recovery charge	V _{DD} = 80 V (see Figure 15: "Test circuit for inductive load	1	125		nC
I _{RRM}	Reverse recovery current	switching and diode recovery times")	-	1.9		Α


Notes:


 $^{^{(1)}}$ Pulsed: pulse duration = 300 μ s, duty cycle 1.5%

2.1 Electrical characteristics (curves)












Figure 9: Normalized gate threshold voltage vs temperature V_{GS(th)} (norm.) GADG120720161621VTH 1.2 $I_D = 250 \ \mu A$ 1.1 0.9 0.8 0.7 0.6 0.5 -75 25 125 75 175 T_i (°C)

Figure 10: Normalized on-resistance vs temperature

R_{DS(on)}

1.8

V_{GS} = 10 V

I_D = 7.5 A

1.6

1.4

1.2

1

0.8

0.6

-75

-25


25


75

125

175

T_j (°C)





Test circuits STL80N10WF7

3 Test circuits

Figure 13: Test circuit for resistive load switching times


Figure 14: Test circuit for gate charge behavior


12 V 47 KΩ 100 N D.U.T.


VGS 1 KΩ 1 KΩ 1 KΩ 1 KΩ

AM01469v1

Figure 15: Test circuit for inductive load switching and diode recovery times







577

Package information 4

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK® is an ST trademark.

PowerFLAT™ 5x6 type C package information 4.1

6 7 8 E_{7} E2 E3Bottom view D5(x4) e(x6) b(x8) Side view Top view 8231817_typeC_A0ER_Rev14

Figure 19: PowerFLAT™ 5x6 type C package outline

Table 8: PowerFLAT™ 5x6 type C package mechanical data

mm				
Min.	Тур.	Max.		
0.80		1.00		
0.02		0.05		
	0.25			
0.30		0.50		
5.80	6.00	6.20		
5.00	5.20	5.40		
4.15		4.45		
4.05	4.20	4.35		
4.80	5.00	5.20		
0.25	0.40	0.55		
0.15	0.30	0.45		
	1.27			
5.95	6.15	6.35		
3.50		3.70		
2.35		2.55		
0.40		0.60		
0.08		0.28		
0.20	0.325	0.45		
0.75	0.90	1.05		
1.05		1.35		
0.725		1.025		
0.05	0.15	0.25		
0°		12°		
	0.80 0.02 0.30 5.80 5.00 4.15 4.05 4.80 0.25 0.15 5.95 3.50 2.35 0.40 0.08 0.20 0.75 1.05 0.725 0.05	Min. Typ. 0.80 0.02 0.30 0.25 0.30 0.00 5.80 0.00 5.00 5.20 4.15 4.20 4.80 5.00 0.25 0.40 0.15 0.30 1.27 5.95 5.95 6.15 3.50 2.35 0.40 0.08 0.20 0.325 0.75 0.90 1.05 0.725 0.05 0.15		

STL80N10WF7 Package information

0.65 (x4)

0.75 (x4)

Figure 20: PowerFLAT™ 5x6 recommended footprint (dimensions are in mm)

4.2 PowerFLAT™ 5x6 type C packing information

P2 2.0±0.1 (1) Po 4.0±0.1 (II) (0.30±0.05) Do Ø1.55±0.05 D1 Ø1.5 MI<u>N</u> F(6.50±0.1)(III) W(12.00±0.3) Ao(6.30±0.1) P1(8.00±0.1) Ko (1.20±0.1) SECTION Y-Y (I) Measured from centerline of sprocket hole to centerline of pocket. Base and bulk quantity 3000 pcs (II) Cumulative tolerance of 10 sprocket holes is ± 0.20 . (III)Measured from centerline of sprocket hole to centerline of pocket. 8234350_Tape_rev_C

Figure 21: PowerFLAT™ 5x6 tape (dimensions are in mm)

Figure 22: PowerFLAT™ 5x6 package orientation in carrier tape





Figure 23: PowerFLAT™ 5x6 reel



STL80N10WF7 Revision history

5 Revision history

Table 9: Document revision history

Date	Revision	Changes
12-Jul-2016	1	Initial release.

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics - All rights reserved

