

# Switch-Mode Single Cell Li-Ion Charger with USB-OTG

# **General Description**

The RT9460 is a switch-mode single cell Li-lon/Li-Polymer battery charger for portable applications. It integrates a synchronous PWM controller, power MOSFETs, input current sensing and regulation, and high accuracy voltage regulation and charge termination circuits. Besides, the charging current is regulated through the integrated sensing resistors. The RT9460 also features USB On-The-Go (OTG) support.

The RT9460 optimizes the charging task by using a control algorithm to vary the charge rate via different modes, including pre-charge mode, fast charge mode, and constant voltage mode. The key charge parameters are programmable via the I<sup>2</sup>C interface. The RT9460 resumes the charge cycle whenever the battery voltage falls below an internal recharge threshold, and automatically enters sleep mode when the input power supply is removed.

Other features include under-voltage protection, over-voltage protection, thermal regulation and reverse leakage protection.

The RT9460 is available in the small WL-CSP-25B 2.52x2.52 and WQFN-32L 4x4 packages.


# **Applications**

- Cellular Telephones
- Personal Information Appliances
- Tablet PC, Power Bank
- Portable Instruments

## **Features**

- High Accuracy Voltage/Current Regulation
- Average Input Current Regulation (AICR): 0.1/0.15/ 0.5/ to 3A per 0.1A
- Minimum Input Voltage Regulation
  - For 5V Adaptor: 4V/4.25V/4.5V/4.75V
  - ▶ For 9V Adaptor : 7V/7.5V/8V/8.5V
  - ▶ For 12V Adaptor : 9.5V/10V/10.5V/11V
  - For 16V Adaptor: 12.5V/13.5V/14.5V/15.5V
- Charge Current Regulation Accuracy: ±5%
- Charge Voltage Regulation Accuracy :  $\pm$  1% ( 0 to 85°C)
- Integrated Power MOSFETS for up to 3.125A Charge
- Support USB Charging Detection
- Battery Temperature Sensing
- Synchronous 0.75/1.5MHz Fixed Frequency PWM Controller with up to 95% Duty Cycle
- Reverse Leakage Protection to Prevent Battery Drainage
- Thermal Regulation and Protection
- Over Temperature Protection
- Input Over Voltage Protection
- IRQ Output for Communication with I2C
- Automatic Charging
- RoHS Compliant and Halogen Free

**Simplified Application Circuit** 



Copyright ©2016 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.



# **Ordering Information**

RT9460 □ □ Package Type WSC: WL-CSP-25B 2.52x2.52 (BSC) QW: WQFN-32L 4x4 (W-Type) Lead Plating System G: Green (Halogen Free and Pb Free) (For WQFN-32L 4x4 Only)

#### Note:

## Richtek products are:

- ▶ RoHS compliant and compatible with the current requirements of IPC/JEDEC J-STD-020.
- ▶ Suitable for use in SnPb or Pb-free soldering processes.

# **Marking Information**

#### RT9460WSC



0E: Product Code YMDNN: Date Code


### RT9460GQW




4F=: Product Code YMDNN: Date Code

# **Pin Configurations**

### (TOP VIEW)



WL-CSP-25B 2.52x2.52 (BSC)



WQFN-32L 4x4

www.richtek.com




# **Functional Pin Description**

Pin N	No.							
WL-CSP-25B 2.52x2.52 (BSC)	WQFN-32L 4x4	Pin Name	Pin Description					
A1, A2	1, 2, 3	VIN	Power Input.					
A3	4	MID	Connection point between reverse blocking MOSFET and high-side switching MOSFET.					
A4	8	IRQ	IRQ Output Node.					
A5	10	CEB	Enable Control Input. Low active.					
B1, B2	30, 31, 32	LX	Switch Node. Connect to an External Inductor.					
В3	5	воот	Bootstrap Supply for High-Side MOSFET. Connect a capacitor between BOOT and LX.					
B4	9	OTG	Setting Input pin OTG Boost Mode.					
B5	11	SCL	Clock Input for I <sup>2</sup> C. Open-drain output. Connect a pull-up resistor.					
C1, C2	28, 29	PGND	Power Ground for Switching Charger.					
C3	7	VDDP	Internal Power for Power Stage.					
C4	6, 12	AGND	Analog Ground.					
C5	13	SDA	Data Input for I <sup>2</sup> C. Open Drain Output. Connect a pull-up Resistor.					
D1, D2	25, 26, 27	SYS	System Voltage Regulator Node.					
D3	18	STAT	Charge Status Indicator (Open Drain).					
D4	16	TS	Battery Temperature Detection Pin.					
D5	14	DP	USB Charger Type Detection Pin.					
E1, E2	21, 22, 23, 24	BAT	Charging Current Output Node. Battery charging voltage regulation feedback pin with power Path.					
E3	19	PPCTRL	Power Path Control Pin (Connect to external P-MOSFET gate).					
E4	17	VPTS	Supply Voltage for Battery Temperature Detection.					
E5	15	DM	USB Charger Type Detection Pin.					
	20	NC	No Internal Connection.					
	33 (Exposed Pad)	PGND	Ground. The exposed pad must be soldered to a large PCB and connected to PGND for maximum power dissipation.					

Copyright ©2016 Richtek Technology Corporation. All rights reserved. **RICHTEK** is a registered trademark of Richtek Technology Corporation.



# **Function Block Diagram**



# **Operation**

The RT9460 is an integrated single cell Li-ion battery switching charger with power path controller.

### **Base Circuits**

Base circuits provide the internal power, VDDP and reference voltage and bias current.

#### **Protection Circuits**

The protection circuits include the VINOVP, VINUVLO, BATOVP and OTP circuits. The protection circuits turn off the charging when the input power or die temperature is in abnormal level.

## **Buck Regulator for charging and Boost Regulator** as OTG

The multi-loop controller controls the operation of charging process and current supply to the system. It also controls the circuits as a Boost converter for OTG applications.

### **Battery Detection**

The RT9460 is capable of doing the battery absence detection. The detection protects the charger when battery is removed accidentally.

#### **Adaptor Detection**

If the poor input power source is connected to RT9460, the operation is shut down by the adaptor detection.

### **Power Path Management and Control**

Once the battery voltage increase to a defined system minimum regulation voltage, the internal path between SYS and BAT will be fully turned on (Cool PPM operation). That is, a better charging efficiency can be derived. When end of charge occurs, the charing stops and the internal path will be off.

### **USB Charger Detection**

The RT9460 detects and distinguishes SONY, APPLE NIKON and USB Charger (Standard Charger Port, Charging Downstream Port and Dedicated Charger Port) via DP and DM pins.

#### **TS Detection**

The RT9460 detects the temperature of the battery pack via TS and VPTS pins. The VPTS pin provides a constant voltage source used to drive the voltage divider composed of a pulled-high resister and a NTC resister. The RT9460 reports the sensing results via IRQ and status bits for COLD, COOL, WARM and HOT.

### I<sup>2</sup>C Controller

The key parameters of charging and OTG are programmable through I<sup>2</sup>C commands.



# Absolute Maximum Ratings (Note 1)

Supply Input Voltage, VIN	0.3V to 28V
• MID, BOOT	–0.3V to 28V
• LX	–0.3V to 20V
• MID – VIN, BOOT – LX	–0.3V to 6V
• Other Pins	–0.3V to 6V
• Power Dissipation, P <sub>D</sub> @ T <sub>A</sub> = 25°C	
WL-CSP-25B 2.52x2.52 (BSC)	3.11W
WQFN-32L 4x4	3.59W
Package Thermal Resistance (Note 2)	
WL-CSP-25B 2.52x2.52 (BSC), θ <sub>JA</sub>	32.1°C/W
WQFN-32L 4x4, $\theta_{JA}$	27.8°C/W
WQFN-32L 4x4, θ <sub>JC</sub>	7°C/W
• Lead Temperature (Soldering, 10 sec.)	260°C
Junction Temperature	150°C
Storage Temperature Range	–65°C to 150°C
ESD Susceptibility (Note 3)	
HBM (Human Body Model)	2kV
MM (Machine Model)	200V

## **Recommended Operating Conditions** (Note 4)

Supply Input Voltage, VIN	- 4.3V to 15V
• Junction Temperature Range	40°C to 125°C
• Ambient Temperature Range	40°C to 85°C

## **Electrical Characteristics**

 $(V_{IN} = 5V, V_{BAT} = 4.2V, L = 2.2\mu H, C_{IN} = 2.2\mu F, C_{BATS} = 10\mu F, T_A = 25^{\circ}C$ , unless otherwise specified)

VIN OV, VBAI 1.2V, E 2.2\(\mu\)1, OIN 2.2\(\mu\)1, OBAIS 10\(\mu\)1, TA 20 0, different of opening of											
Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit					
Protection											
V <sub>IN</sub> OVP Threshold Voltage			15	16	17	V					
V <sub>IN</sub> OVP Hysteresis				200		mV					
Battery OVP			110	117	124	%					
Battery OVP Hysteresis				10		%					
Over-Temperature Protection	OTP			165		°C					
OTP Hysteresis				10		°C					
Thermal Regulation Threshold		Charge Current Begins To Reduce		120		°C					
System UVP Threshold Voltage	Vsys_uvp			2.4		V					

Copyright ©2016 Richtek Technology Corporation. All rights reserved. **RICHTEK** is a registered trademark of Richtek Technology Corporation.



Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit				
Sleep Mode Comparator		'								
Sleep Mode Entry Threshold VIN - VBATS	V <sub>SLP</sub>	2.5V < V <sub>BATx</sub> < V <sub>BATREG</sub> , V <sub>IN</sub> Falling	0	0.04	0.1	V				
Sleep Mode Exit Hysteresis V <sub>IN</sub> – V <sub>BATS</sub>	V <sub>SLPEXIT</sub>	2.5V < V <sub>BATx</sub> < V <sub>BATREG</sub>	40	100	200	mV				
Sleep Mode Deglitch Time	T <sub>SLP</sub>	VIN Rising Above VSLP + VSLPEXIT		128		ms				
Under-Voltage Lockout Thi	eshold									
IC Active Threshold Voltage	V <sub>UVLO</sub>	V <sub>IN</sub> Rising	3.05	3.3	3.55	V				
IC Active Hysteresis	$\Delta V_{UVLO}$	V <sub>IN</sub> Falling From UVLO		150		mV				
Input Currents										
		PWM switching, I <sub>CHG</sub> = I <sub>BAT</sub> = 0mA		10		mA				
VIN Supply Current	IQ	PWM Is Not Switching. ICHG = IBAT = 0mA			5	mA				
		High Impendence Mode			150	μΑ				
Leakage Current from Battery	I <sub>BAT</sub>	V <sub>IN</sub> = 0V, charger off.			25	μΑ				
Input Power Regulation										
Input Voltage Regulation	VMIVR	I <sup>2</sup> C Programmable refer to Reg0x21[3:0]	4		15.5	V				
VMIVR Accuracy			-5		5	%				
		USB Charge Mode, IAICR = 100mA	80		100					
Average Input Current Regulation Accuracy	IAICR	USB Charge Mode, IAICR = 500mA	400		500	mA				
1 tegulation / tecaracy		USB Charge Mode, I <sub>AICR</sub> = 1A	800		1000					
Battery Voltage Regulation										
Battery Voltage Regulation	Voreg	I <sup>2</sup> C Programmable Per 20mV.	3.5		4.62	V				
VBATREG Accuracy		0 to 85°C	-1		1	%				
Re-Charge Threshold	VRECH	VBATx Falling, Below VBATREG		125		mV				
Re-Charge Deglitch	T <sub>RECH</sub>			128		ms				
System Minimum Regulation	on Voltage		•							
System Minimum Regulation Voltage	V <sub>SYS</sub>	I <sup>2</sup> C Programmable Per 0.1V	3.5		3.8	V				
Charging Current Regulation	on									
Output Charging Current	ICHG	I <sup>2</sup> C Programmable Per 0.125A	1.25		3.125	Α				
ICHG Accuracy			-5		5	%				
Pre-Charge Threshold	V <sub>PREC</sub>	I <sup>2</sup> C Programmable Per 0.2V	2		3	V				
VPREC Accuracy			-5		5	%				
Pre-Charge Current	I <sub>PREC</sub>	I <sup>2</sup> C Programmable Per 50mA	100		850	mA				
IPREC Accuracy			-30		30	%				



Paramet	er	Symbol	Test Conditions	Min	Тур	Max	Unit
Charge Termination	on Detectio	n		<u> </u>			
End of Charge Cur	rent	I <sub>EOC</sub>	I <sup>2</sup> C Programmable Per 50mA	100		450	mA
Fixed IEOC			As I <sub>AICR</sub> = 100mA		50		mA
IEOC Accuracy				-100		100	mA
Deglitch Time for E	OC.	TEOC	ICHG < IEOC, VBAT > VREC		2		ms
PWM							
High-Side On-Resi	stance		From VIN to LX, Exclude I <sub>AICR</sub> = 100mA		90	150	mΩ
Low-Side On-Resis	stance		From LX to PGND		60	100	mΩ
Charging Efficiency	/		$V_{BATx}$ = 4V, and $I_{CHG}$ = 2A,		85		%
Oscillator Frequence	су	osc	I <sup>2</sup> C Programmable 0.75/1.5 MHz		1.5		MHz
Frequency Accurac	СУ			-10		10	%
Maximum Duty Cy	cle		At Minimum Voltage Input		95		%
Minimum Duty Cyc	le			0		1	%
Peak OCP as Charger Mode		Існдоср			4.5	1	Α
Power Path On-Re	sistance		From SYS to VBAT		35	60	mΩ
Boost Mode Oper	ation						
Output Voltage Lev	⁄el	V <sub>OTG</sub>	To VIN		5.05		V
Output Voltage Acc	curacy			-3		3	%
Efficiency			$V_{BATx}$ = 4V, and $I_{IN}$ = 0.8A,		85		%
MAX Output Curre	nt		I <sup>2</sup> C Programmable, 0.5A/1A	1			Α
Peak Over-Current	Protection				4.5	1	Α
VIN OVP as OTG I	3oost				6	1	V
VIN OVP Hysteres	is				200	1	mV
Minimum Battery V Boost	oltage for	VBATMIN	As Boost Start-Up		2.9		V
Minimum Battery Voltage Hysteresis					400	-	mV
I <sup>2</sup> C Characteristic	s						
Output Low Voltage		V <sub>OL</sub>	I <sub>DS</sub> = 10mA			0.4	V
SCL, SDA Input Logic-Hig		ViH		1.3			W
Threshold Voltage	Logic-Low	VIL				0.4	V
SCL Clock						400	kHz




Paramete	r	Symbol	Test Conditions	Min	Тур	Max	Unit
DP DM Detection							
D+ Voltage Source		V <sub>DP</sub> _scr		0.5	0.6	0.7	V
D+ Voltage Source O Current	utput			200			μА
D- Current Sink		IDM_SINK		50	100	150	μΑ
Input Capacitance		Cı	DM pin, Switch Open		4.5	5	pF
Input Capacitance		O	DP pin, Switch Open		4.5	5	ρг
Input leakage		1.	DM pin, Switch Open	-1		1	
принеакауе		l I	DP pin, Switch Open	-1		1	μΑ
DP Low Comparator	Threshold	V <sub>DP_LOW</sub>		0.8			٧
DM High Comparator	Threshold	V <sub>DM_HIGH</sub>					٧
DM Low Comparator	Threshold	V <sub>DM_LOW</sub>				475	mV
NTC Monitor							
HOT Threshold		V <sub>V</sub> TS_HOT	VTS falling, the ratio of VPTS, VIN > V <sub>IN(MIN)</sub>	29	30	31	%VPTS
WARM Threshold		Vvts_warm	VTS falling, the ratio of VPTS, VIN > V <sub>IN(MIN)</sub>	37	38	39	%VPTS
COOL Threshold		Vvts_cool	VTS rising, the ratio of VPTS, VIN > V <sub>IN(MIN)</sub>	55	56	57	%VPTS
COLD Threshold		V <sub>VTS_COLD</sub>	VTS rising, the ratio of VPTS, VIN > V <sub>IN(MIN)</sub>	60	61	62	%VPTS
Low Temperature Hys	steresis	ΔV <sub>VTS</sub>			1		%VPTS
Disable Threshold		Vvts_off	TS function disable	2	3	4	%VPTS
Control I/O Pin							
Output Low Voltage for STAT		V <sub>OL</sub>	I <sub>DS</sub> = 10mA			0.4	V
CE Input Threshold	Logic-High	V <sub>IH</sub>		1.3			V
Voltage	Logic-Low	VIL				0.4	]

- Note 1. Stresses beyond those listed "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions may affect device reliability.
- Note 2.  $\theta_{JA}$  is measured at  $T_A$  = 25°C on a high effective thermal conductivity four-layer test board per JEDEC 51-7.  $\theta_{JC}$  is measured at the exposed pad of the package.
- Note 3. Devices are ESD sensitive. Handling precaution is recommended.
- Note 4. The device is not guaranteed to function outside its operating conditions.

www.richtek.com





# **Typical Application Circuit**








# **Typical Operating Characteristics**
















Copyright ©2016 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.









# **Applications Information**

The RT9460 switching charger integrates a synchronous PWM controller with power MOSFETs to provide input voltage MIVR (Minimum Input Voltage Regulation), input current AICR (Active Input Current Regulation), high accuracy current and voltage regulation, and charge termination. The charger also features USB OTG (On-The-Go).

The RT9460 has three operation modes: charge mode, boost mode (USB OTG), and high impedance mode. In charge mode, the RT9460 supports a precision charging system for single cell. In boost mode, the RT9460 works as the boost converter and boosts the voltage from battery to VIN pin for sourcing the OTG devices. In high impedance mode, the RT9460 stops charging or boosting and operates in a mode with low current from VIN or battery to reduce the power consumption when the portable device is in standby mode.

Notice that the RT9460 integrate input power source (AC adapter or USB input) detection. Thus, the RT9460 can automatically set the charge current by option. The charge current needs to be set via I<sup>2</sup>C interface by the host. The RT9455 application mechanism and I<sup>2</sup>C compatible interface are introduced in later sections.

### **Charge Mode Operation**

### Minimum Input Voltage Regulation (MIVR)

The RT9460 features input voltage MIVR function to prevent input voltage drop due to insufficient current provided by the adaptor or USB input. If MIVR function is enabled, the input voltage decreases when the over current of the input power source occurs. VIN is regulated at a predetermined voltage level which can be set as 4V to 15.5V by I<sup>2</sup>C interface. At this time, the current drawn by the RT9460 equals to the maximum current value that the input power can provide at the predetermined voltage level, instead of the set value.

### **Charge Profile**

The RT9460 provides a precision Li-ion or Li-polymer charging solution for single-cell applications. Input current limit, charge current, termination current, charge voltage and input voltage MIVR are all programmable via the I<sup>2</sup>C interface. In charge mode, the RT9460 has five control loops to regulate input current (AICR), charge current, charge voltage, input voltage (MIVR) and device junction temperature. During the charging process, all five loops (if MIVR is enabled) are enabled and the dominant one will take over the control.

For normal charging process, the Li-ion or Li-polymer battery is charged in three charging modes depending on the battery voltage. At the beginning of the charging process, the RT9460 is in pre-charge mode. When the battery voltage rises above pre-charge threshold voltage (V<sub>PREC</sub>), the RT9460 enters fast-charge mode. Once the battery voltage is close to the regulation voltage (V<sub>OREG</sub>), the RT9460 enters constant voltage mode.

#### **Pre-Charge Mode**

For life-cycle consideration, the battery can not be charged with large current under low battery condition. When the BATS pin voltage is below pre-charge threshold voltage (V<sub>PREC</sub>), the charger is in pre-charge mode with a weak charge current witch equals to the pre-charge current (I<sub>PREC</sub>). There are two control loops in Pre-charge mode. One is the ICC and the other is the MIN SYS. If the battery voltage is lower than the SYS voltage, the MOSFET won't fully turn-on to prevent the battery voltage to influence the SYS voltage. It features that the charger can also provide the current to the load from SYS even the battery voltage is too low. In pre-charge mode, the charger basically works as an LDO. The pre-charge current also acts as the current limit when the BATS pin is shorted. The Pre-Charge current levels are 100mA - 850mA programmed by I2C.



### **Fast-Charge Mode and Settings**

As the BAT pin rises above VPREC, the charger enters fast-charge mode and starts charging. Notice that the MUIC integrates input power source (AC adapter or USB input) detection. Thus, the switching charger can set the charge current by option automatically. Unlike the linear charger (LDO), the switching charger (Buck converter) is a current amplifier. The current drawn by the switching charger is different from the current into the battery.

The user can set the Average Input Current Regulation (AICR) and output charge current (I<sub>CHRG</sub>) respectively.

### **Cycle-by-Cycle Current Limit**

The charger of the RT9460 has an embedded cycle-bycycle current limit for inductor. Once the inductor current touches the threshold (4.5A typ.), the charger stops charging immediately to prevent over current from damaging the device. Notice that, the mechanism can not be disabled by any way.

### **Average Input Current Regulation (AICR)**

The AICR setting is controlled by I2C. The AICR100 mode limits the input current to 100mA. The AICR500 mode limits the input current to 500mA. If the application does not need input current limit, it can be disabled also. The AICR levels programmed by I2C and suitable for USB port and several TA types

#### Charge Current (I<sub>CHG</sub>)

The charge current into the battery is determined by the power path sensing RON and ICC setting by I2C. The voltage between the SYS and BAT pins is regulated to the voltage control by ICC setting. ( $I_{CC} \times R_{ON}$ ,  $R_{ON}$ : power path  $R_{ON}$ )

At RT9460, the R $_{\rm ON}$  is 35m $\Omega$  and the Fast-Charge currents is set by the I2C interface from 1.25A to 3.125A per 125mA.

## **Constant Voltage Mode and Settings**

The RT9460 enters constant voltage mode when the BATS voltage is close to the output-charge voltage ( $V_{OREG}$ ). In this mode, the charge current begins to decrease. For default settings (charge current termination is disabled),

the RT9460 does not turn off and always regulates the battery voltage at VOREG. However, once the charge current termination is enabled, the charger terminates if the charge current is below termination current ( $I_{EOC}$ ) in constant-voltage mode. The charge current termination function is controlled by the I2C interface.

After termination, a new charge cycle restarts when one of the following conditions is detected:

- The BATS pin voltage falls below the V<sub>OREG</sub> V<sub>RECH</sub> threshold.
- VIN Power On Reset (POR).
- CHG EN bit toggle or RST bit is set (via I<sup>2</sup>C interface).

## **Output Charge Voltage (Voreg)**

The output-charge voltage is set by the I<sup>2</sup>C interface from 3.5V to 4.62V per 25mV. The default value is 4V (011001).

### **Termination Current (IEOC)**

If the charger current termination is enabled (TE bit = "1" of REG0x01[3]), the end-of-charge current is determined by both termination current sense voltage ( $V_{EOC}$ ) and power path sense resistor ( $R_{ON}$ ). General  $R_{ON}$  is 35m $\Omega$ , IEOC is set by the I<sup>2</sup>C interface from 100mA to 450mA per 50mA.

### Input Voltage Protection in Charge Mode

During charge mode, there are two protection mechanisms against if input power source capability is less than the charging current setting. One is AICR and the other is minimum input voltage regulation. A suitable level of AICR can prevent VBUS drop by the insufficient capability. As the AICR setting is not suitable, MIVR will regulate the VBUS in the setting level and sink the maximum current of power source.

### Sleep Mode (V<sub>IN</sub> - V<sub>BATS</sub> < V<sub>SLP</sub>)

The RT9460 enters sleep mode if the voltage drop between the VIN and BATS pins falls below  $V_{\text{SLP}}$ . In sleep mode, the reverse blocking switch and PWM are all turned off. This function prevents battery drain during poor or no input power source.

Copyright ©2016 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.



### **Input Over Voltage Protection**

When VBUS rises above the input over voltage threshold, the switching charger stops charging and sets the fault status bits. The condition is released when VBUS falls below OVP threshold. The switching charger then resumes charging operation.

## **Boost Mode Operation (OTG) Trigger and Operation**

The RT9460 features USB OTG support. When OTG function is enabled, the synchronous boost control loop takes over the power MOSFETs and reverses the power flow from the battery to the VIN pin. In normal boost mode, the VIN pin is regulated to the level controlled by VOREG[5:0] from 4.425V to 5.825 per 25mV. The boost provides up to 1A current to support other OTG devices connected to the USB connector.

### **Output Over Voltage Protection**

In boost mode, the output over voltage protection is triggered when the VIN voltage is above the output OVP threshold. When OVP occurs, the boost converter stops switching and turns off immediately.

### **Output Overload Protection**

The RT9460 provides an overload protection to prevent the device and battery from damage when VIN is overload. Once overload condition is detected, the reverse blocking switch operates in linear region to limit the output current while the MID voltage remains in voltage regulation. If the overload condition lasts for more than 32ms, the RT9460 will recognize the overload fault condition and resets registers to the default settings.

## **Battery Detection During Normal Charging**


The RT9460 provides a battery absent detection scheme to detect insertion or removal of the battery pack. The battery detection scheme is valid only when both TE = 1 and BATD EN = 1.

During normal charging process, once the charge done condition is satisfied ( $V_{BATS} > V_{OREG} - V_{RECH}$  and termination current is detected), the RT9460 turns off the PWM converter and initiates a discharge current (detection current) for a detection time period. After that,

the RT9460 checks the BATS voltage. If it is still above the recharge threshold, the battery is present and charge done is detected. If the BATS voltage is below the recharge threshold, the battery is absent. Thus, the RT9460 stops charging and the charge parameters are reset to the default values. The charge resumes after a period of tDET (2sec. typ.).

#### **JEITA Protection**

To enhance thermal protection of battery, JEITA function is implemented in RT9460. JEITA guideline was released in 2007. It includes Warm and cool protection (cool section is between T1 and T2: warm section is between T3 and T4, see the figure as below). When battery's temperature is in warm or cool section, RT9460 will reduce charging current (by a half of CC mode current). RT9460 stop charging if temperature is lower than T1 or is higher than T4.




Thermal of battery can be monitored by TS PIN. There are 4 sections should be implemented in JEITA function. Base on Rhot and Rcold, RT1 and RT2 can be determined by equation (1) and equation (2).

(Rhot mean that system trigger battery OTP, Rcold mean that system trigger battery low temperature protection.)

$$R_{T1} = VPTS \times [(1/V_{T1} - 1/V_{T4})/(1/R_{Cold} - 1/R_{Hot})]$$
 (1)

$$R_{T2} = R_{T1} x [1 / (VPTS / V_{T1} - R_{T1} / R_{Cold} - 1)]$$
 (2)



Copyright ©2016 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.



### **Thermal Considerations**

For continuous operation, do not exceed absolute maximum junction temperature. The maximum power dissipation depends on the thermal resistance of the IC package, PCB layout, rate of surrounding airflow, and difference between junction and ambient temperature. The maximum power dissipation can be calculated by the following formula:

$$P_{D(MAX)} = (T_{J(MAX)} - T_A) / \theta_{JA}$$

where  $T_{J(MAX)}$  is the maximum junction temperature,  $T_A$  is the ambient temperature, and  $\theta_{JA}$  is the junction to ambient thermal resistance.

For recommended operating condition specifications, the maximum junction temperature is 125°C. The junction to ambient thermal resistance,  $\theta_{JA}$ , is layout dependent. For WL-CSP-25B 2.52x2.52 package, the thermal resistance,  $\theta_{JA}$ , is 32.1°C/W on a standard JEDEC 51-7 four-layer thermal test board. For WQFN-32L 4x4 package, the thermal resistance,  $\theta_{JA}$ , is 27.8°C/W on a standard JEDEC 51-7 four-layer thermal test board. The maximum power dissipation at  $T_A$ = 25°C can be calculated by the following formula :

 $P_{D(MAX)}$  = (125°C - 25°C) / (32.1°C/W) = 3.11W for WL-CSP-25B 2.52x2.52 package

 $P_{D(MAX)}$  = (125°C - 25°C) / (27.8°C/W) = 3.59W for WQFN-32L 4x4 package

The maximum power dissipation depends on the operating ambient temperature for fixed  $T_{J(MAX)}$  and thermal resistance,  $\theta_{JA}$ . The derating curve in Figure 1 allows the designer to see the effect of rising ambient temperature on the maximum power dissipation.




Figure 1. Derating Curve of Maximum Power Dissipation

### **Layout Considerations**

Place the input and output capacitors as close to the input and output pins as possible.

Keep the main power traces as wide and short as possible.

The output inductor and bootstrap capacitor should be placed close to the chip and LX pins.

The battery voltage sensing point should be placed after the output capacitor.






Figure 2. PCB Layout Guide



# **Control Register (Control)**

I<sup>2</sup>C Slave Address: 0100101

Address	Name	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
	Device ID		VENI	DOR_ID			CHII	P_REV	
0x03	Reset Value	0	0	1	0	0	0	0	0
	Read/Write	R	R	R	R	R	R	R	R
	Control1	Sel_ SWFreq	EN_ STAT	STA	AT	BOOST	PWR_ Rdy	OTG_ PinP	MIVR
0x00	Reset Value	0	1	0	0	0	0	0	0
	Read/Write	R/W	R/W	R	R	R	R	R	R
	Control2		IEOC[2:0]		Higher_ OCP	TE	IIN_INT	HZ	OPA_ MODE
0x01	Reset Value	0	1	0	0	0	0	0	0
	Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	Control3			VORE	G[5:0]			OTG_PL	OTG_EN
0x02	Reset Value	0	1	1	0	0	1	1	0
	Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	Control4	RST	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
0x04	Reset Value	1	0	0	0	0	0	0	0
	Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	Control5	SYSUVP_ HW_SEL	OTG_OC	SYS_M	lin[1:0]		IPRI	EC[3:0]	
0x05	Reset Value	1	0	0	1	0	0	1	1
	Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	Control6		ICHI	RG[3:0]		EN_OSCSS		VPREC[2	:0]
0x06	Reset Value	0	0	0	0	0	0	1	0
	Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	Control7	CC_JEITA	BATD_EN	Chip_EN	CHG_EN	TS_HOT	TS_ WARM	TS_COOL	TS_COLD
0x07	Reset Value	0	0	1	1	0	0	0	0
	Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	Control8	Reserved	Reserved	Reserved	Reserved	Reserved	PI	PSenseNod	e [2:0]
0x1C	Reset Value	1	0	0	1	1	1	0	0
	Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	IRQ1	TSDI	VINOVPI	WakeUpI	WatchDogl	Reserved	CHTERM_ TMRI	SYSUVP	BATAB
0x08	Reset Value	0	0	0	0	0	0	0	0
	Read/Write	R	R	R	R	R	R	R	R
	IRQ2	CHRVPI	CHBADI	CHBATOVI	CHTERMI	CHRCHGI	CHTMRI	CHTREGI	SYSWAKEUPI
0x09	Reset Value	0	0	0	0	0	0	0	0
	Read/Write	R	R	R	R	R	R	R	R

Copyright ©2016 Richtek Technology Corporation. All rights reserved. **RICHTEK** is a registered trademark of Richtek Technology Corporation.



Address	Name	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
	IRQ3	BSTVINOVI	BSTOLI	BSTLOWVI	Reserved	Reserved	Reserved	Reserved	Reserved
0x0A	Reset Value	0	0	0	0	0	0	0	0
	Read/Write	R	R	R	R	R	R	R	R
	Mask 1	TSDIM	VINOVPIM	WakeUpIM	WatchDog IM	Reserved	CHTERM_ TMRIM	SYSUVP IM	BATABM
0x0B	Reset Value	0	0	0	0	0	0	0	0
	Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0.00	Mask 2	CHRVPIM	CHBADIM	CHBATOV IM	CHTERMIM	CHRCHGIM	CHTMRIM	CHTREGI M	SYSWAKE UPIM
0x0C	Reset Value	0	0	0	0	0	0	0	0
	Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
000	Mask 3	BSTVINOV IM	BSTOLIM	BSTLOW VIM	Reserved	Reserved	Reserved	Reserved	Reserved
0x0D	Reset Value	0	0	0	0	0	0	0	0
	Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	Control-DP DM	(	CHG_TYP[2:0	)]	IINLMTS	SEL[1:0]	CHG_ 2DET	CHG_ 1DET	CHGRUN
0x0E	Reset Value	0	0	0	1	0	1	1	0
	Read/Write	R	R	R	R/W	R/W	R/W	R/W	R
	Control 9	Reserved	PPC_ CTRL_SEL	EN_ PPCTRL	MIVR_ ENB		MIVR_L		
0x21	Reset Value	0	1	0	0	0	0	0	0
	Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	Control 10	CLR_DP	DP_STAT		WT_FC[2:0]		WT_PRC[1:0]		TMR_ Pause
0x22	Reset Value	0	0	0	0	0	0	0	0
	Read/Write	R/W	R	R/W	R/W	R/W	R/W	R/W	R/W
	Control 11			AICR[4:0]			Dea	dBAT_LVL	[2:0]
0x23	Reset Value	0	0	1	0	1	1	1	1
	Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	Control 12	EOC_Ti	mer[1:0]	Wa	akeUp_Timer[	2:0]	WK_ Timer_EN	IRQ_ Pulse	IRQ_REZ
0x24	Reset Value	0	0	0	0	0	0	0	0
	Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	Control 13	WDT_EN	Reserved	Reserved	TWDTRST	Reserved	Reserved	TWI	DT[1:0]
0x25	Reset Value	0	0	0	1	0	0	1	1
	Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W



Address	Name	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
0x26	STAT IRQ	TSHOTI	TSWARMI	TSCOOLI	TSCOLDI	PWR_Rdyl	MIVRI	Reserved	Reserved
	Reset Value	0	0	0	0	0	0	0	0
	Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0x27	STAT IRQ Mask	TSHOTIM	TSWARMIM	TSCOOLI M	TSCOLDI M	PWR_ RdylM	MIVRIM	Reserved	Reserved
	Reset Value	0	0	0	0	0	0	0	0
	Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

DS9460-00 March 2016 www.richtek.com

Copyright ©2016 Richtek Technology Corporation. All rights reserved. **RICHTEK** is a registered trademark of Richtek Technology Corporation.



Address	Name	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0		
	Control 1	Sel_ SWFreq	EN_ STAT	ST	AT	BOOST	PWR_ Rdy	OTG_ Pinp	MIVR		
0x00	Reset Value	0	1	0	0	0	0	0	0		
	Read/Write	R/W	R/W	R	R	R	R	R	R		
Sel_S	SWFreq	The switching frequency selection bit (Charger/OTG) 0 : The switching frequency is 1.5MHz 1 : The switching frequency is 750kHz									
EN_	_STAT	0 : Disable STAT pin function 1 : Enable STAT pin function									
S	TAT	Charger statu 00 : Ready 01 : Charge i 10 : Charge o 11 : Fault	n progress								
ВС	OST	0 : Not in boo 1 : Boost mo									
PWI	R_Rdy	Power status 0 : Input pow 1 : Input pow	er is bad, VII								
ОТО	G_PinP	OTG pin pola 0 : OTG inpu 1 : OTG inpu	t pin is low								
M	IVR	MIVR status pin : 0 : MIVR regulation is inactive 1 : MIVR regulation is active									
	Control 2	I	EOC[2:0]		Higher_ OCP	TE	IIN_INT	HZ	OPA_ MODE		
0x01	Reset Value	0	1	0	0	0	0	0	0		
	Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
IEOC		EOC current level setting 000: 100mA 001: 150mA 010: 200mA 011: 250mA 100: 300mA 101: 350mA 110: 400mA 111: 450mA									
Highe	er_OCP	Charger/OTC 0 : OCP = 4.9 1 : OCP = 6A	5A	selection							
	TE	Charge curre 0 : Disable cl 1 : Enable ch	narge curren	t terminati	on	) control					



Address	Name	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0		
IIN	_INT	IAICR setting bit 0 : Decided by external OTG pin, 500mA current limit when OTG pin is low and 1A current limit when OTG pin is high 1 : Decided by I <sup>2</sup> C IAICR[4:0] and DPDM results, refer to REG0x0E									
ŀ	HZ	0 : Not high in 1 : High impe									
OPA_	_MODE	0 : Charger n 1 : Boost mo									
	Control 3		VOREG[5:0]						OTG_EN		
0x02	Reset Value	0	1	1	0	0	1	1	0		
	Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
VORI	EG[5:0]	00 0000 : 3.5 00 0001 : 3.5 00 0010 : 3.5  01 1000 : 3.9 01 1001 : 4.0 01 1010 : 4.0  10 0111 : 4.2 10 1000 : 4.3 10 1001 : 4.3  10 1110 : 4.4 10 1111 : 4.4  11 0110 : 4.5 11 0111 : 4.6  11 1111 : 4.6 	2V / 4.45V 4V / 4.475V 8V / 5.025 V 0V / 5.05V 2 / 5.075V 8V / 5.4V 0V / 5.425V 2V / 5.575V 4V / 5.6V 8V / 5.775V 0V / 5.8V 2V / 5.825V								
ОТ	G_PL	0 : Active at I									
ОТО	G_EN	0 : Disable O 1 : Enable O									

DS9460-00 March 2016 www.richtek.com

Copyright ©2016 Richtek Technology Corporation. All rights reserved. **RICHTEK** is a registered trademark of Richtek Technology Corporation.

21



Address	Name	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0				
	Device ID		VEND	OR_ID			CHIF	_REV					
0x03	Reset Value	0	0	1	0	0	0	0	0				
	Read/Write	R	R	R	R	R	R	R	R				
VENI	OOR_ID	Vendor Ide	ntification :	Richtek : 00	010b								
CHII	P_REV	Chip Revisi	Chip Revision										
	Control 4	RST	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved				
0x04	Reset Value	0	0	0	0	0	0	0	0				
	Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W				
F	RST	Write : 1-Cl	narger in re	set mode, (	)-No effect,	Read : alwa	ays get "0"						
	Control 5	SYSUVP_ HW_SEL	OTG_OC	SYS_M	/lin[1:0]		IPRE	C[3:0]					
0x05	Reset Value	1	0	0	1	0	0	1	1				
	Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W				
	P_HW_SEL G_OC	0 : Switchir 1 : Switchir Over currer 0 : 0.5A	System UV protection selection bit 0 : Switching is not turned off when System UVP 1 : Switching is turned off when System UVP  Over current protection threshold 0 : 0.5A 1 : 1A										
SYS_	Min[1:0]	System mir 00 : 3.5V 01 : 3.6V 10 : 3.7V 11 : 3.8V	nimum regu	lation volta	ge								
IPREC[3:0]  IPREC[													



Address	Name	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
	Control 6		ICHR	G[3:0]		EN_OSC SS		VPREC[2:0]		
0x06	Reset Value	0	0	0	0	0	0	1	0	
	Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
ICHF	RG[3:0]	Charging 0000 : 1.2 0001 : 1.5 0010 : 1.5  0110 : 2.4  1010 : 2.5  1110 : 3A 1111 : 3.1	25A 375A 5A 5A	etting (Reco	ommed to	set REG0x	1C [2:0] = 111	)		
EN_0	OSCSS	Enable signal of oscillator spread spectrum  0 : Disable spread spectrum  1 : Enable spread spectrum								
VPR	EC[2:0]	Pre-Char 000 : 2V 001 : 2.2V 010 : 2.4V 011 : 2.6V 100 : 2.8V 101 : 3.0V 	/ / / /	e threshold						
	Control 7	CC_ JEITA	BATD_ EN	CHIP_EN	CHG_ EN	TS_HOT	TS_WARM	TS_ COOL	TS_COLD	
0x07	Reset Value	0	0	1	1	0	0	0	0	
	Read/Write	R/W	R/W	R/W	R/W	R	R	R	R	
CC_	JEITA	Charging 0 : ICHRO 1 : ICHRO	3	etting bit						
ВАТ	D_EN	Battery do 0 : Disabl 1 : Enable	e battery		done					
CHI	P_EN	Chip enal 0 : Chip is 1 : Chip is	s disabled							
Charger enable bit :  CHG_EN  0 : Charger is disabled  1 : Charger is enabled										
Temperature status read bit 0 : Normal temperature 1 : Temperature is hot										



Address	Name	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0			
TS_	WARM	0 : Normal	re status re temperatur ature is war	е								
TS_	COOL	0 : Normal	re status re temperatur ature is coc	е								
TS_	COLD	Temperature status read bit 0 : Normal temperature 1 : Temperature is cold										
	Control 8	Reserved Reserved Reserved Reserved PPSen				nseNode	[2:0]					
0x1C	Reset Value	1	0	0	1	1	1	0	0			
	Read/Write	R/W	R/W         R/W         R/W         R/W         R/W         R/W         R/W									
PPSense	eNode [2:0]	Power path 100 : defau  111 : recom			tment							
	IRQ 1	TSDI	VINOVPI	WakeUpI	WatchDogl	Reserved	CHTERM_ TMRI	SYSU VPI	BATABI			
0x08	Reset Value	0	0	0	0	0	0	0	0			
	Read/Write	R	R	R	R	R	R	R	R			
Т	SDI	Thermal sh threshold	utdown fau	lt. Set if the	die tempera	ture exceed	ds the therma	l shutdov	vn			
VIN	IOVPI	VIN over vo 0 : Normal 1 : VINOVF	oltage prote P is detecte									
Wa	keUpl	WakeUp tir 0 : Normal 1 : WakeUp	mer fault o timer is ex	cpired								
Wate	chDogl	WatchDog 0 : Normal 1 : WatchD	timer fault	expired								
CHTERM_TMRI EOC timer fault 0 : Normal 1 : EOC timer is expired												
System UVP fault SYSUVPI 0 : Normal 1 : SYSUVP is triggered												
BA	TABI	Battery absence fault bit 0 : Normal 1 : Battery absence										



Address	Name	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0			
	IRQ 2	CHRVPI	CHBADI	CHBATO VI	CHTERM I	CHRCH GI	CHTMRI	CHTREGI	SYSWAK EUPI			
0x09	Reset Value	0	0	0	0	0	0	0	0			
	Read/Write	R	R	R	R	R	R	R	R			
СН	RVPI	Charger fa	ult. Reverse	e protection	(VIN < BAT	S + VSLP)						
СН	BADI	Charger fa	ult. Bad ada	aptor (Poor	Input source	e or VIN < V	/UVLO)					
CHE	ATOVI	Charger fa	ult. Battery	OVP								
CH	ΓERMI	Charge ter	minated									
CHF	RCHGI	Recharge r	echarge request (VBATS < VOREG – VRECH)									
СН	TMRI	Charger fa	Charger fault. Timer time-out									
CH	ΓREGI	Charger warning. Thermal regulation loop active										
SYSW	/AKEUPI	Battery voltage is high enough to wakeup system										
	IRQ 3	BSTVINO VI	BSTOLI	BSTLOW VI	Reserved	Reserved	Reserved	Reserved	Reserved			
0x0A	Reset Value	0	0	0	0	0	0	0	0			
Read/Write R R R R R R						R						
BSTVINOVI Boost fault. VIN OVP (VIN > VIN_BOVP)												
BS	TOLI	Boost fault	. Over load									
BST	LOWVI	Boost fault. Battery voltage is too low										
	Mask 1	TSDIM	VINOVP IM	WakeUpI M	WatchDo gIM	Reserved	CHTERM _TMRIM	SYSUVP IM	BATABIM			
0x0B	Reset Value	0	0	0	0	0	0	0	0			
	Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
TS	SDIM	TSDI fault i 0 : Interrup 1 : Interrup	t is not mas	sked								
VIN	OVPIM	VIN OVP fa 0 : Interrup 1 : Interrup	t is not mas	sked								
WakeUp timer interrupt mask  WakeUpIM  0 : Interrupt is not masked  1 : Interrupt is masked												
WatchDog timer interrupt mask WatchDogIM 0 : Interrupt is not masked 1 : Interrupt is masked												
CHTERM_TMRIM EOC timer interrupt mask 0 : Interrupt is not masked 1 : Interrupt is masked												



Address	Name	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0		
SYS	UVPIM	System UV 0 : Interrupt 1 : Interrupt	is not mas	ked							
BAT	ГАВІМ	Battery absence fault interrupt mask 0 : Interrupt is not masked 1 : Interrupt is masked									
	Mask 2	CHRVP IM	CHBAD IM	CHBATO VIM	CHTERM IM	CHRCH GIM	CHTMRI M	CHTREG IM	SYSWAK EUPIM		
0x0C	Reset Value	0	0	0	0	0	0	0	0		
	Read/Write	R	R R R R R R								
СНГ	RVPIM	Charger rev 0 : Interrupt 1 : Interrupt	is not mas		pt mask						
СНЕ	BADIM	Charger Ba 0 : Interrupt 1 : Interrupt	is not mas		sk						
СНВА	MIVOTA	Charger ba 0 : Interrupt 1 : Interrupt	is not mas		rupt mask						
CHT	ERMIM	Charge terr 0 : Interrupt 1 : Interrupt	is not mas								
CHR	CHGIM	Charger red 0 : Interrupt 1 : Interrupt	is not mas		ot mask						
CHT	MRIM	Charger timer timeout interrupt mask 0 : Interrupt is not masked 1 : Interrupt is masked									
СНТ	Charger thermal regulation loop active interrupt mask  0 : Interrupt is not masked  1 : Interrupt is masked										
SYSWA	System wakeup interrupt mask 0 : Interrupt is not masked 1 : Interrupt is masked										



Address	Name	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0		
	Mask 3	BSTVINO VIM	BSTOLI M	BSTLOW VIM	Reserved	Reserved	Reserved	Reserved	Reserved		
0x0D	Reset Value	0	0	0	0	0	0	0	0		
	Read/Write	R	R	R	R	R	R	R	R		
BSTV	INOVIM	Boost VIN overvoltage interrupt mask 0 : Interrupt is not masked 1 : Interrupt is masked									
BST	ΓOLIM	Boost over 0 : Interrup 1 : Interrup	t is not mas	sked							
BSTL	OWVIM	Boost low to 1 : Interrup	t is not mas		t mask						
	Control DPDM	CI	CHG_TYP[2:0] IINLMTSEL[1:0] CHG_ CHG_ CHGF								
0x0E	Reset Value	0	0	0	1	0	1	1	0		
Read/Write R R R R/W R/W R/W R/						R/W	R				
СНĞ_	TYP[2:0]	001 : Sony 010 : Sony 011 : Apple 100 : Apple 101 : Nikor	lard USB C Charger -1 Charger (6 Charger (6 Charger (6 Charger (6 Ging Downs	Charger (SD 2 0.5A) 1A) 1A) stream Port	P) (CDP) (High	n Current H	ost/Hub)				
IINLM	「SEL[1:0]	01 : IAICR[ 10 : Input li	TYP[2:0] is 4:0] is appl mit is set to	applied and ignorated the and ignorated and	d ignore IAIC ore CHG_T` level of IAIC evel of IAIC	YP[2:0] CR[4:0] and			3		
CHG	_2DET	11 : Input limit is set to the lower level of IAICR[4:0] and CHG_TYP[2:0] results  The CHG_2DET bit is used to enable the secondary charger detection (to distinguish CDP and DCP). Set this bit to 1 in order to enable charger detection.  0 : Secondary Charger Detection is disabled  1 : Secondary Charger Detection is enabled									
The CHG_1DET bit is used to enable the primary charger detection and auto-detect charger type when VIN plug in. Toggle this bit value (set to 0 and then set 1) to re-enable charger detection.  0: Primary Charger Detection is disabled 1: Primary Charger Detection is enabled											
CH	CHGRUN  The CHGRUN bit is the charger detector status bit. It means the charger detection is running or not.  0: Charger Detection is not running  1: Charger Detection is running						ion is				



Address	Name	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
	Control 9	Reserved	Reserved PPC_ EN_ MIVR_ MIVR_LVL[3:0]							
0x21	Reset Value	0	1	0	0	0	0	0	0	
	Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
PPC_C	Pin-PPCTRL control by Software (SW) or Hardware (HW)  0 : Controlled by SW  1 : Controlled by HW									
EN_F	External power-path control signal. It works when PPC_CTRL_SEL = 0  0: PPCTRL pin Internally pulled high to VSYS 1: PPCTRL pin Internally pulled low to PGND									
MIVE	R_ENB	Control the MIVR regulation 0 : MIVR regulation is enabled 1 : MIVR regulation is disabled								
MIVR_	_LVL[3:0]	Control the 0000: 4.0\ 0001: 4.25 0010: 4.5\ 0011: 4.75 0100: 7.0\ 0110: 8.0\ 0111: 8.5\ 1000: 9.5\ 1001: 10\ 1011: 11\ 1100: 12.5 1101: 13.5 1110: 14.5 1111: 15.5	/ 5V / / / / / / / / / / / / / / / / / /	lation level						



Address	Name	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0			
	Control 10	CLR_DP	DP_ STAT		WT_FC[2:0]		WT_P	TMR_ Pause				
0x22	Reset Value	0	0	0	0	0	0	0	0			
	Read/Write	R/W	R	R/W	R/W	R/W	R/W	R/W	R/W			
CLI	R_DP	0 : Don't ca	ar DP pin of 0.6V voltage source Don't care Release DP pin of 0.6V voltage source									
DP_	_STAT	0 : DP pin i	pin status indication DP pin is pulled to 0.6V DP pin is released									
WT_	FC[2:0]	000 : 4hrs 001 : 6hrs 010 : 8hrs 011 : 10hrs 100 : 12hrs 101 : 14hrs 110 : 16hrs	Fast charge timer 000 : 4hrs 001 : 6hrs 010 : 8hrs 011 : 10hrs 100 : 12hrs 101 : 14hrs 110 : 16hrs									
WT_F	PRC[1:0]	Pre charge 00 : 30min 01 : 45min 10 : 60min	1 : 45min									
TMR	_Pause	Timer control bit 0 : Timer is active 1 : Timer is paused										

DS9460-00 March 2016 www.richtek.com

Copyright ©2016 Richtek Technology Corporation. All rights reserved. **RICHTEK** is a registered trademark of Richtek Technology Corporation.

29



Address	Name	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
	Control 11		IA	DeadBAT_LVL[2:0]					
0x23	Reset Value	0	0	1	0	1	1	1	1
	Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
IAIC	:R[4:0]	Average Inpu 0000X: 100r 0001X: 150r 0010X: 500r 00110: 600r 00111: 700r  01010: 1A 01011: 1.1A  01111: 1.5A  10100: 2A  11110: 3A 11111: Disab	nA nA nA nA nA		AICR) sett	ing			
DeadBA	T_LVL[2:0]	Dead battery 000 : 2.9V 001 : 3.0V 010 : 3.1V 011 : 3.2V 100 : 3.3V 101 : 3.4V 110 : 3.5V 111 : 3.6V	voltage leve	el					



Address	Name	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
	Control 12	EOC_Tir	mer[1:0]	Wake	-up Time	er[2:0]	WK_ Timer_EN	IRQ_ Pulse	IRQ_ REZ
0x24	Reset Value	0	0	0	0	0	0	0	0
	Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
EOC_1	imer[1:0]	The timer of 00 : 0 min 01 : 30 min 10 : 45 min 11 : 60min	back-chargir	g time					
The periodically timer IRQ to awake 000 : 4s 001 : 8s 010 : 16s 011 : 32s 100 : 64s 101 : 2min 110 : 4min 111 : 8min									
WK_T	Control the wake-up timer  O: Timer_EN  1: Timer is enabled								
IRQ	_Pulse	Control the II  0: The IRQ r  1: The IRQ r released for	reminding is reminding is	disabled enabled. If tl	ne IRQ i	s triggered	and no chec	k action, it v	vill be
IRQ	_REZ	IRQ release 0 : No action 1 : Release I		s. It is auto r	eset to	0 when rele	ase is done		
	Control 13	WDT_EN	Reserved	Reserved	TWD TRST	Reserved	Reserved	TWD	T[1:0]
0x25	Reset Value	0	0	0	1	0	0	1	1
	Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
WD	T_EN	Control watch dog timer 0 : Disable timer and reset 1 : Enable timer							
TWI	OTRST	Waiting times 0 : 200ms 1 : 500ms	to reset I <sup>2</sup> C	setup after	watchdo	og is asserte	ed		
TWI	DT[1:0]	Watch dog timer, from WDTEN is enabled to watchdog IRQ 00 : 1s 01 : 2s 10 : 4s 11 : 8s							




Address	Name	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0		
	STAT IRQ	TSHOTI	TSWARMI	TSCOO LI	TSCOL DI	PWR_ Rdyl	MIVRI	Reserved	Reserved		
0x26	Reset Value	0	0	0	0	0	0	0	0		
	Read/Write	R	R	R	R	R	R	R	R		
TS	HOTI	Status IRQ : Interrupt is triggered when TS is entering or exiting HOT region									
TSV	/ARMI	Status IRQ :	Interrupt is t	riggered w	hen TS is	entering or	exiting WA	RM region			
TSC	COOLI	Status IRQ :	Interrupt is t	riggered w	hen TS is	entering or	exiting CO	OL region			
TSC	COLDI	Status IRQ :	Interrupt is t	riggered w	hen TS is	entering or	exiting CO	LD region			
PWF	R_Rdyl	Status IRQ : Interrupt is triggered when PWR_Rdy is from bad to good or from good to b							good to bad		
М	IVRI	Status IRQ : to inactive	tatus IRQ : Interrupt is triggered when MIVR loop is from inactive to activate or from active inactive								
	STAT Mask	TSHOTIM	TSWARM IM	TSCOO LIM	TSCOL DIM	PWR_ RdyIM	MIVRIM	Reserved	Reserved		
0x27	Reset Value	0	0	0	0	0	0	0	0		
	Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
TSF	HOTIM		nterrupt mask is not maske is masked								
TSW	ARMIM		I interrupt ma is not maske is masked								
TSC	OOLIM		interrupt ma is not maske is masked								
TSC	TS in COLD interrupt mask 0 : Interrupt is not masked 1 : Interrupt is masked										
PWR_Rdy interrupt mask  O : Interrupt is not masked  1 : Interrupt is masked											
MIVR interrupt mask 0 : Interrupt is not masked 1 : Interrupt is masked				d							

www.richtek.com




# **Outline Dimension**



Symbol	Dimensions I	n Millimeters	Dimension	s In Inches
Symbol	Min.	Max.	Min.	Max.
А	0.525	0.625	0.021	0.025
A1	0.200	0.260	0.008	0.010
b	0.290	0.350	0.011	0.014
D	2.470	2.570	0.097	0.101
D1	2.0	000	0.0	79
E	2.470	2.570	0.097	0.101
E1	2.0	000	0.0	79
е	0.500			20

25B WL-CSP 2.52x2.52 Package (BSC)





Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
Α	0.700	0.800	0.028	0.031
A1	0.000	0.050	0.000	0.002
A3	0.175	0.250	0.007	0.010
b	0.150	0.250	0.006	0.010
D	3.900	4.100	0.154	0.161
D2	2.650	2.750	0.104	0.108
Е	3.900	4.100	0.154	0.161
E2	2.650	2.750	0.104	0.108
е	0.400		0.016	
L	0.300	0.400	0.012	0.016

W-Type 32L QFN 4x4 Package

## **Richtek Technology Corporation**

14F, No. 8, Tai Yuen 1<sup>st</sup> Street, Chupei City Hsinchu, Taiwan, R.O.C.

Tel: (8863)5526789

Richtek products are sold by description only. Richtek reserves the right to change the circuitry and/or specifications without notice at any time. Customers should obtain the latest relevant information and data sheets before placing orders and should verify that such information is current and complete. Richtek cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Richtek product. Information furnished by Richtek is believed to be accurate and reliable. However, no responsibility is assumed by Richtek or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Richtek or its subsidiaries.

DS9460-00 March 2016