

MOSFET

800V CoolMOS™ P7 Power Transistor

The latest 800V CoolMOS™ P7 series sets a new benchmark in 800V super junction technologies and combines best-in-class performance with state of the art ease-of-use, resulting from Infineon's over 18 years pioneering super junction technology innovation.

Features

- Best-in-class FOM $R_{DS(on)} * E_{oss}$; reduced Q_g , C_{iss} , and C_{oss}
- Best-in-class DPAK $R_{DS(on)}$
- Best-in-class $V_{(GS)th}$ of 3V and smallest $V_{(GS)th}$ variation of $\pm 0.5V$
- Integrated Zener Diode ESD protection
- Best-in-class CoolMOS™ quality and reliability; qualified for industrial grade applications according to JEDEC (J-STD20 and JESD22)
- Fully optimized portfolio

Benefits

- Best-in-class performance
- Enabling higher power density designs, BOM savings and lower assembly costs
- Easy to drive and to parallel
- Better production yield by reducing ESD related failures
- Less production issues and reduced field returns
- Easy to select right parts for fine tuning of designs

Applications

Recommended for hard and soft switching flyback topologies for LED Lighting, low power Chargers and Adapters, Audio, AUX power and Industrial power. Also suitable for PFC stage in Consumer applications and Solar.

Please note: For MOSFET paralleling the use of ferrite beads on the gate or separate totem poles is generally recommended.





Table 1 Key Performance Parameters

Parameter	Value	Unit
$V_{DS} @ T_j=25^{\circ}C$	800	V
$R_{DS(on),max}$	2.4	Ω
$Q_{g,typ}$	8	nC
I_D	2.5	A
$E_{oss} @ 500V$	0.74	μJ
$V_{GS(th),typ}$	3	V
ESD class (HBM)	1C	-

Type / Ordering Code	Package	Marking	Related Links
IPS80R2K4P7	PG-TO 251-3	80R2K4P7	see Appendix A

Table of Contents

Description	1
Maximum ratings	3
Thermal characteristics	3
Electrical characteristics	4
Electrical characteristics diagrams	6
Test Circuits	10
Package Outlines	11
Appendix A	12
Revision History	13
Trademarks	13
Disclaimer	13

1 Maximum ratings

at $T_j = 25^\circ\text{C}$, unless otherwise specified

Table 2 Maximum ratings

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Continuous drain current ¹⁾	I_D	-	-	2.5 1.7	A	$T_C=25^\circ\text{C}$ $T_C=100^\circ\text{C}$
Pulsed drain current ²⁾	$I_{D,pulse}$	-	-	5.3	A	$T_C=25^\circ\text{C}$
Avalanche energy, single pulse	E_{AS}	-	-	4	mJ	$I_D=0.3\text{A}$; $V_{DD}=50\text{V}$
Avalanche energy, repetitive	E_{AR}	-	-	0.04	mJ	$I_D=0.3\text{A}$; $V_{DD}=50\text{V}$
Avalanche current, repetitive	I_{AR}	-	-	0.3	A	-
MOSFET dv/dt ruggedness	dv/dt	-	-	100	V/ns	$V_{DS}=0$ to 400V
Gate source voltage	V_{GS}	-20 -30	-	20 30	V	static; AC ($f>1$ Hz)
Power dissipation	P_{tot}	-	-	22	W	$T_C=25^\circ\text{C}$
Operating and storage temperature	T_j, T_{stg}	-55	-	150	$^\circ\text{C}$	-
Continuous diode forward current	I_S	-	-	1.9	A	$T_C=25^\circ\text{C}$
Diode pulse current ²⁾	$I_{S,pulse}$	-	-	5.0	A	$T_C=25^\circ\text{C}$
Reverse diode dv/dt ³⁾	dv/dt	-	-	1	V/ns	$V_{DS}=0$ to 400V, $I_{SD}\leq 0.4\text{A}$, $T_j=25^\circ\text{C}$
Maximum diode commutation speed ³⁾	di/dt	-	-	50	A/ μs	$V_{DS}=0$ to 400V, $I_{SD}\leq 0.4\text{A}$, $T_j=25^\circ\text{C}$

2 Thermal characteristics

Table 3 Thermal characteristics

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Thermal resistance, junction - case	R_{thJC}	-	-	5.6	$^\circ\text{C/W}$	-
Thermal resistance, junction - ambient	R_{thJA}	-	-	62	$^\circ\text{C/W}$	leaded
Thermal resistance, junction - ambient for SMD version	R_{thJA}	-	-	-	$^\circ\text{C/W}$	n.a.
Soldering temperature, wavesoldering only allowed at leads	T_{sold}	-	-	260	$^\circ\text{C}$	1.6 mm (0.063 in.) from case for 10s

¹⁾ Limited by $T_{j,max}$. Maximum duty cycle $D=0.5$

²⁾ Pulse width t_p limited by $T_{j,max}$

³⁾ $V_{DClink}=400\text{V}$; $V_{DS,peak}<V_{(BR)DSS}$; identical low side and high side switch with identical R_G ; $t_{cond}<2\mu\text{s}$

3 Electrical characteristics

at $T_j = 25^\circ\text{C}$, unless otherwise specified

Table 4 Static characteristics

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Drain-source breakdown voltage	$V_{(BR)DSS}$	800	-	-	V	$V_{GS}=0V, I_D=1mA$
Gate threshold voltage	$V_{GS(th)}$	2.5	3	3.5	V	$V_{DS}=V_{GS}, I_D=0.04mA$
Zero gate voltage drain current	I_{DSS}	-	-	1	μA	$V_{DS}=800V, V_{GS}=0V, T_j=25^\circ C$ $V_{DS}=800V, V_{GS}=0V, T_j=150^\circ C$
Gate-source leakage current incl. zener diode	I_{GSS}	-	-	1	μA	$V_{GS}=20V, V_{DS}=0V$
Drain-source on-state resistance	$R_{DS(on)}$	-	2.0	2.4	Ω	$V_{GS}=10V, I_D=0.8A, T_j=25^\circ C$ $V_{GS}=10V, I_D=0.8A, T_j=150^\circ C$
Gate resistance	R_G	-	4.0	-	Ω	$f=250kHz, \text{open drain}$

Table 5 Dynamic characteristics

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Input capacitance	C_{iss}	-	150	-	pF	$V_{GS}=0V, V_{DS}=500V, f=250kHz$
Output capacitance	C_{oss}	-	3.8	-	pF	$V_{GS}=0V, V_{DS}=500V, f=250kHz$
Effective output capacitance, energy related ¹⁾	$C_{o(er)}$	-	6	-	pF	$V_{GS}=0V, V_{DS}=0 \text{ to } 500V$
Effective output capacitance, time related ²⁾	$C_{o(tr)}$	-	53	-	pF	$I_D=\text{constant}, V_{GS}=0V, V_{DS}=0 \text{ to } 500V$
Turn-on delay time	$t_{d(on)}$	-	8	-	ns	$V_{DD}=400V, V_{GS}=13V, I_D=0.82A, R_G=36\Omega$
Rise time	t_r	-	10	-	ns	$V_{DD}=400V, V_{GS}=13V, I_D=0.82A, R_G=36\Omega$
Turn-off delay time	$t_{d(off)}$	-	40	-	ns	$V_{DD}=400V, V_{GS}=13V, I_D=0.82A, R_G=36\Omega$
Fall time	t_f	-	30	-	ns	$V_{DD}=400V, V_{GS}=13V, I_D=0.82A, R_G=36\Omega$

Table 6 Gate charge characteristics

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Gate to source charge	Q_{gs}	-	0.6	-	nC	$V_{DD}=640V, I_D=0.82A, V_{GS}=0 \text{ to } 10V$
Gate to drain charge	Q_{gd}	-	3.4	-	nC	$V_{DD}=640V, I_D=0.82A, V_{GS}=0 \text{ to } 10V$
Gate charge total	Q_g	-	7.5	-	nC	$V_{DD}=640V, I_D=0.82A, V_{GS}=0 \text{ to } 10V$
Gate plateau voltage	$V_{plateau}$	-	4.5	-	V	$V_{DD}=640V, I_D=0.82A, V_{GS}=0 \text{ to } 10V$

¹⁾ $C_{o(er)}$ is a fixed capacitance that gives the same stored energy as C_{oss} while V_{DS} is rising from 0 to 500V

²⁾ $C_{o(tr)}$ is a fixed capacitance that gives the same charging time as C_{oss} while V_{DS} is rising from 0 to 500V

Table 7 Reverse diode characteristics

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Diode forward voltage	V_{SD}	-	0.9	-	V	$V_{GS}=0V, I_F=0.82A, T_i=25^{\circ}C$
Reverse recovery time	t_{rr}	-	600	-	ns	$V_R=400V, I_F=0.41A, di_F/dt=50A/\mu s$
Reverse recovery charge	Q_{rr}	-	2.5	-	μC	$V_R=400V, I_F=0.41A, di_F/dt=50A/\mu s$
Peak reverse recovery current	I_{rrm}	-	5.6	-	A	$V_R=400V, I_F=0.41A, di_F/dt=50A/\mu s$

4 Electrical characteristics diagrams







Diagram 5: Typ. output characteristics




$I_D=f(V_{DS}); T_j=25\text{ °C};$ parameter: V_{GS}

Diagram 6: Typ. output characteristics




$I_D=f(V_{DS}); T_j=125\text{ °C};$ parameter: V_{GS}

Diagram 7: Typ. drain-source on-state resistance




$R_{DS(on)}=f(I_D); T_j=125\text{ °C};$ parameter: V_{GS}

Diagram 8: Drain-source on-state resistance




$R_{DS(on)}=f(T_j); I_D=0.82\text{ A}; V_{GS}=10\text{ V}$

Diagram 9: Typ. transfer characteristics




$I_D = f(V_{GS}); V_{DS} = 20V; \text{parameter: } T_j$

Diagram 10: Typ. gate charge




$V_{GS} = f(Q_{gate}); I_D = 0.82 \text{ A pulsed}; \text{parameter: } V_{DD}$

Diagram 11: Forward characteristics of reverse diode




$I_F = f(V_{SD}); \text{parameter: } T_j$

Diagram 12: Avalanche energy




$E_{AS} = f(T_j); I_D = 0.3 \text{ A}; V_{DD} = 50 \text{ V}$

Diagram 13: Drain-source breakdown voltage




$V_{BR(DSS)}=f(T_j); I_D=1 \text{ mA}$

Diagram 14: Typ. capacitances



$C=f(V_{DS}); V_{GS}=0 \text{ V}; f=250 \text{ kHz}$

Diagram 15: Typ. Coss stored energy



$E_{oss}=f(V_{DS})$

5 Test Circuits

Table 8 Diode characteristics




Table 9 Switching times






Table 10 Unclamped inductive load



6 Package Outlines



NOTES:

1. INDUSTRIAL QUALITY GRADE
2. ALL DIMENSIONS REFER TO JEDEC STANDARD TO-251 DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	2.20	2.35	0.087	0.093
A1	0.80	1.14	0.031	0.044
b	0.64	0.89	0.026	0.033
b2	0.65	1.15	0.026	0.045
b4	5.20	5.50	0.205	0.217
c	0.46	0.59	0.018	0.023
c2	0.46	0.89	0.018	0.023
D	6.00	6.22	0.236	0.245
D1	5.04	5.55	0.198	0.219
E	6.45	6.70	0.254	0.264
E1	4.60	5.10	0.181	0.201
e	2.28		0.090	
e1	4.56		0.180	
N	3		3	
L	3.00	3.60	0.118	0.142
L1	0.80	1.20	0.031	0.047
L2	0.90	1.25	0.035	0.049

DOCUMENT NO. Z8B00003329
SCALE
EUROPEAN PROJECTION
ISSUE DATE 01-04-2016
REVISION 07

Figure 1 Outline PG-TO 251-3, dimensions in mm/inches

7 Appendix A

Table 11 Related Links

- IFX CoolMOS Webpage: www.infineon.com
- IFX Design tools: www.infineon.com

800V CoolMOS™ P7 Power Transistor

IPS80R2K4P7

Revision History

IPS80R2K4P7

Revision: 2017-06-07, Rev. 2.0

Previous Revision

Revision	Date	Subjects (major changes since last revision)
2.0	2017-06-07	Release of final version

Trademarks of Infineon Technologies AG

AURIX™, C166™, CanPAK™, CIPOS™, CoolGaN™, CoolMOS™, CoolSET™, CoolSiC™, CORECONTROL™, CROSSAVE™, DAVE™, DI-POL™, DrBlade™, EasyPIM™, EconoBRIDGE™, EconoDUAL™, EconoPACK™, EconoPIM™, EiceDRIVER™, eupec™, FCOS™, HITFET™, HybridPACK™, Infineon™, ISOFACE™, IsoPACK™, i-Wafer™, MIPAQ™, ModSTACK™, my-d™, NovalithIC™, OmniTune™, OPTIGA™, OptiMOS™, ORIGA™, POWERCODE™, PRIMARION™, PrimePACK™, PrimeSTACK™, PROFET™, PRO-SIL™, RASIC™, REAL3™, ReverSave™, SatRIC™, SIEGET™, SIPMOS™, SmartLEWIS™, SOLID FLASH™, SPOC™, TEMPFET™, thinQ!™, TRENCHSTOP™, TriCore™.

Trademarks updated August 2015

Other Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

We Listen to Your Comments

Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to:

erratum@infineon.com

Published by

Infineon Technologies AG

81726 München, Germany

© 2017 Infineon Technologies AG

All Rights Reserved.

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffensgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

The Infineon Technologies component described in this Data Sheet may be used in life-support devices or systems and/or automotive, aviation and aerospace applications or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support, automotive, aviation and aerospace device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.