


SIDACtor[®] Protection Thyristors Broadband Optimized[™] Protection


DSLP Biased Series - SOT23-6



Agency Approvals

Agency	Agency File Number
91	E133083

Pinout Designation & Schematic Symbol



Description

This new DSLP Biased Series provides overvoltage protection for applications such as HD-SDI, HD-CVBS, VDSL2, ADSL2, ADSL2+, and G.fast with minimal effect on data signals. This silicon design innovation results in a capacitive loading characteristic that is compatible with these high bandwidth applications.

These components adopt the patent granted EpiSCR silicon crowbar technology and industry popular cost competitive SOT23-6 package with flow-through lead frame design.

There are various V_{DRM} options available in this series. This technology provides a better surge capability than traditional clamping silicon technology. This reduces the possibility of field failures caused by A.C. power fault and multiple transient surges or lightning without compromising the signal integrity particularly at high data rate.

Features & Benefits

- Compatible to VDSL2+ and G.fast (106MHz)
- Balanced voltage protection
- Superior surge capability of min 30Amp, typ 35Amp @ 8/20µS, typ 15 Amp @ 5/310µS
- Fast response time
- Wide variety V_{DRM} options for precise protection level needs
- Ultra low capacitance characteristic provides

Applicable Global Standards

RoHS Compliant
Flow-though pin assignment and layout ideal for high data rate

Low insertion loss

low insertion loss and less

distortion particularly in higher data rate signals

RoHS

- Pb-free E3 means 2nd level interconnect is Pbfree and the terminal finish material is tin(Sn) (IPC/ JEDEC J-STD-609A.01)
- ANSI C62.41
- (t_P=8/20µs)
- IEC 61000-4-12
- IEC 61000-4-5 2nd edition, min 30A

чър	0,200.0,	

- IEC 61000-4-2 level 4
 - 30kV (air discharge)
 - -- 30kV (contact discharge)

Absolute Maximum natings between pint and pints, ra- 25 C (Offices otherwise noted)						
Part Number	Marking	Maximum Junction Temperature	Storage Temperature Range	ا 8/20	["])µs	
		°C	°C	A min	A typ	
DSLP0080T023G6RP	P08	150	-55 to 150	30 ¹	35 ¹	
DSLP0120T023G6RP	P12	150	-55 to 150	30 ¹	35 ¹	
DSLP0180T023G6RP	P18	150	-55 to 150	30 ¹	35 ¹	
DSLP0240T023G6RP	P24	150	-55 to 150	30 ¹	35 ¹	
DSLP0360T023G6RP	P36	150	-55 to 150	30 ¹	35 ¹	

Absolute Maximum Batings between pin1 and pin 3 Ta- 25°C (Upless otherwise noted

Notes

1. The device must be in thermal equilibrium at 25°C


© 2016 Littelfuse, Inc. Specifications are subject to change without notice. Revised: 09/12/16




Electrical Characteristics between pin 1 and pin 3, Ta = 25°C

Part Number	Marking	V _{DRM} @I _{DRM} =100nA	I _r @V _{drm}	V _s @100V/µs	I _H	۱ _s	Capacitance @f=1MHz,2V bias		Delta Co@ Line Bias = 1 V to V _{DRM}
		V min	pA typ	V max	mA typ	mA min	pF typ	pF max	pF max
DSLP0080T023G6RP	P08	8	300	18	40	10	1.3	2.5	0.4
DSLP0120T023G6RP	P12	12	300	22	40	10	1.3	2.5	0.4
DSLP0180T023G6RP	P18	18	300	28	40	10	1.3	2.5	0.4
DSLP0240T023G6RP	P24	24	300	34	40	10	1.3	2.5	0.4
DSLP0360T023G6RP	P36	36	300	48	40	10	1.3	2.5	0.4


V-I: Characteristics




Normalized V_s Change vs. Junction Temperature



Typical capacitance against line voltage (without external bias)



Normalized Holding Current vs. Case Temperature





Surge Ratings I_{PP} Series 8/20 ¹ 5/310 ¹ 1.2/50 ² 10/700 ² A min A typ A typ G 30 35 15

Thermal Information

Parameter	Value	Unit
Storage Temperature Range	-55 to 150	°C
Maximum Junction Temperature	150	°C
Maximum Lead Temperature (Soldering 10s)	260	°C

Notes

1 Current waveform in µs

2 Voltage waveform in µs


- Peak pulse current rating (I_{pp}) is repetitive and guaranteed for the life of the product that remains in thermal equilibrium

- The component must be in thermal equilibrium at 25°C

Application example - G.fas Protection

G.fast has a targeted data rate of 1Gbps over 100 m of single twisted pair (24 AWG/0.5 mm) cable using DSL-like technology.

This TDD (Time Division Duplex) signaling is a major difference from the existing FDD (Frequency Division Duplex) DSL signaling. G.fast bandwidth will extend up to 106 MHz (with the potential of going as high as 212 MHz) with the start frequency ranging from 2.2 MHz up to 30 MHz in an effort to avoid interference with existing xDSL services. G.fast may also employ "notching" where it suppresses carriers at specific individual frequencies to avoid clashing with local RF services.



About G.fast

The g.fast amplitude is very low as compared to existing xDSL services and thus the varying voltage across the SIDACtor® component is very low. This results in imperceptible capacitance variance of the over voltage protection (OVP) component; therefore the bias pins 2 & 5 may be left open in most applications. Rate and reach testing has shown an acceptable loss of less than 0.2dB with the DSLP0xx0T023G6RP component included at the tertiary position. Additionally, the flow-through layout of this component reduces the impedance mismatching "stub-effect" caused by non-"flow-through" PCB trace connections and provides for an easier PCB design. The small SOT23-6 footprint conserves valuable PCB real-estate space requriements.


Since this interface is capacitively coupled, no fusing is required for power fault protection, however; selection of appropriately voltage rated capacitors must be considered regarding lightning exposure risks. The coupling transformer should have an isolation rating of at least 1.5kV 50/60Hz and consideration of its lightning response characteristics must also be considered. The I_{pp} 8/20 surge rating of this DSLP0xx0T023G6RP series is 30A minimally with a typical I_{pp} rating of 35A based on this waveshape. This should be sufficient for even the most severe exposure g.fast applications (including GR-1089 Issue 6 interbuilding requirements and ITU K20/21/45 Enhanced external line recommendations). The "Bias -" lead can be connected to the line driver ground with the "Bias + " lead left open so this solution provides both differential and common mode protection. Both "Bias -" and "Bias +" leads can be left floating for differential only protection and finally for capacitance variance sensitive applications, the "Bias -" and "Bias +" leads may have the appropriate polarity voltage (< V_{DRM}) applied to further minimize any negative capacitance effects.

The higher V_{DRM} components in this DSLP series can be considered for ADSL2, ADSL2+ and VDSL2 applications where the signal levels are much higher than the g.fast signals. The low off-state capacitance (2pF max) and the flow-through compatible SOT23-6 footprint properties of this series is also beneficial for these other xDSL applications.



Soldering Parameters

Reflow Co	Pb-Free assembly		
	-Temperature Min (T _{s(min)})	150°C	
Pre Heat	-Temperature Max (T _{s(max)})	200°C	
	-Time (Min to Max) (t _s)	60-180 secs.	
Average ra to peak)	Average ramp up rate (Liquidus Temp (T_L) to peak)		
T _{S(max)} to T _L	T _{S(max)} to T _L - Ramp-up Rate		
Deflect	-Temperature (T _L) (Liquidus)	+217°C	
Reflow	-Temperature (t _L)	60-150 secs.	
PeakTemp	250(+0/-5)°C		
Time with	20-40 secs.		
Ramp-dov	6°C/sec. Max.		
Time 25°C	8 min. Max.		
Do not exc	260°C		



Physical Specifications

Matte Tin
Copper Alloy
0.0004 inches (0.102mm)
Silicon
Molded Epoxy
V-0


Notes

1. All dimensions are in millimeters. 2. Dimensions include solder plating.

 Dimension since solutive of mold flash & metal burr.
 All specifications comply to JEDEC MO-178
 Blo is facing up for mold and facing down for trim/form, i.e. reverse trim/form. 6. Package surface matte tine


Packing Options PackageType Description Quantity SOT23-6 Tape and Reel 3000

Part Numbering




High Reliability Test Specification

1	
Pre-condition (HTRB/TC/ PCT/ H3TRB)	 Bake 24hrs @150°C 168hrs @85% RH and 85°C I_R reflow,3 reflows, peak temperature of 260°C
HTRB	JESD 22-108 V _{cc} bias= 80%V _{DRM} &T _A =150°C, 1008hrs
Temperature Cycling	MILSTD-883, Method 1010.8 Condition C -65°C to150°C, 1000 cycles
Pressure Cooker	JEDEC 22-A102 100%RH @121°C @15psi, 96hrs
Bias Humidity (H3TRB)	JESD 22-A101 Vcc bias (pin1to pin3)=V _{DRM} ,85% RH, 85°C , 1008 hours
RSH	JESD 22-A111 260°C ,10 secs.






Dimensions - SOT23-6



0.10 (0.004) C



Dimensions	Inc	hes	Millimeters		
Dimensions	Min	Max	Min	Max	
А	-	0.057	-	1.450	
A1	-	0.006	-	0.150	
A2	-	0.051	-	1.300	
b	0.014	0.020	0.350	0.508	
С	0.004	0.008	0.090	0.200	
D	0.110	0.118	2.800	3.000	
E	0.102	0.118	2.600	3.000	
E1	0.057	0.069	1.450	1.750	
е	-	0.037	-	0.950	
e1	-	0.075	-	1.900	
L (note 4.5)	0.004	0.023	0.100	0.600	
N (note 6)	(6	6	6	
α	0°C	10°C	0°C	10°C	
Μ	-	0.102	-	2.590	
0	-	0.027	-	0.690	
Р	-	0.039	-	0.990	
R	-	0.038	-	0.950	

Notes:

1. Dimensioning and tolearances per ANSI 14.5M-1982.

2. Package conforms to EIAJ SC-74 (1992)


3. Dimensions D and E1 are exclusive of mold flash, protrusions, or gate burrs.

4. Foot lenth L measured at reference to seating plane.

5. "L" is the length of flat foot surface for soldering to substrate.

6. "N" is the number of terminal positions.

7. Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact.



GENERAL INFORMATION

1. 3000 PIECES PER REEL. 2. ORDER IN MULTIPLES OF FULL REELS ONLY. 3. MEETS EIA-481 REVISION "A" SPECIFICATIONS.