## Data Sheet

## FEATURES

## Supports input data rate >1GSPS

Proprietary low spurious and distortion design
6 -carrier GSM IMD $=77 \mathrm{dBc}$ at 75 MHz IF
SFDR = 82 dBc at dc IF, $\mathbf{- 9} \mathbf{d B F S}$
Flexible 8-lane JESD204B interface
Support quad or dual DAC mode at 2.8 GSPS
Multiple chip synchronization
Fixed latency
Data generator latency compensation
Selectable $1 \times, 2 \times, 4 \times, 8 \times$ interpolation filter Low power architecture
Input signal power detection
Emergency stop for downstream analog circuitry protection
Transmit enable function allows extra power saving
High performance, low noise phase-locked loop (PLL) clock multiplier
Digital inverse sinc filter
Low power: 1.6 W at 1.6 GSPS, 1.7 W at 2.0 GSPS,
full operating conditions
88-lead LFCSP with exposed pad

## APPLICATIONS

Wireless communications
3G/4G W-CDMA base stations
Wideband repeaters
Software defined radios
Wideband communications
Point-to-point
Local multipoint distribution service (LMDS) and multichannel multipoint distribution service (MMDS)
Transmit diversity, multiple input/multiple output (MIMO) Instrumentation
Automated test equipment

## GENERAL DESCRIPTION

The AD9144 is a quad, 16 -bit, high dynamic range digital-toanalog converter (DAC) that provides a maximum sample rate of 2.8 GSPS, permitting a multicarrier generation up to the Nyquist frequency. The DAC outputs are optimized to interface seamlessly with the ADRF6720 analog quadrature modulator (AQM) from Analog Devices, Inc. An optional 3-wire or 4-wire serial port interface (SPI) provides for programming/readback of many internal parameters. Full-scale output current can be programmed over a typical range of 13.9 mA to 27.0 mA . The AD9144 is available in an 88-lead LFCSP.

## TYPICAL APPLICATION CIRCUIT



Figure 1.

## PRODUCT HIGHLIGHTS

1. Greater than 1 GHz , ultrawide complex signal bandwidth enables emerging wideband and multiband wireless applications.
2. Advanced low spurious and distortion design techniques provide high quality synthesis of wideband signals from baseband to high intermediate frequencies.
3. JESD204B Subclass 1 support simplifies multichip synchronization in software and hardware design.
4. Fewer pins for data interface width with a serializer/ deserializer (SERDES) JESD204B eight-lane interface.
5. Programmable transmit enable function allows easy design balance between power consumption and wake-up time.
6. Small package size with $12 \mathrm{~mm} \times 12 \mathrm{~mm}$ footprint.

## TABLE OF CONTENTS

Features ..... 1
Applications. .....  1
General Description ..... 1
Typical Application Circuit .....  1
Product Highlights .....  1
Revision History ..... 3
Functional Block Diagram ..... 4
Specifications ..... 5
DC Specifications .....  5
Digital Specifications ..... 6
Maximum DAC Update Rate Speed Specifications by Supply .....  7
JESD204B Serial Interface Speed Specifications ..... 7
SYSREF to DAC Clock Timing Specifications ..... 8
Digital Input Data Timing Specifications ..... 8
Latency Variation Specifications ..... 9
JESD204B Interface Electrical Specifications ..... 9
AC Specifications ..... 10
Absolute Maximum Ratings ..... 11
Thermal Resistance ..... 11
ESD Caution ..... 11
Pin Configuration and Function Descriptions ..... 12
Terminology ..... 15
Typical Performance Characteristics ..... 16
Theory of Operation ..... 21
Serial Port Operation ..... 22
Data Format ..... 22
Serial Port Pin Descriptions ..... 22
Serial Port Options ..... 22
Chip Information. ..... 24
Device Setup Guide ..... 25
Overview ..... 25
Step 1: Start Up the DAC ..... 25
Step 2: Digital Datapath ..... 26
Step 3: Transport Layer ..... 26
Step 4: Physical Layer ..... 27
Step 5: Data Link Layer ..... 27
Step 6: Optional Error Monitoring ..... 28
Step 7: Optional Features. ..... 28
DAC PLL Setup ..... 29
Interpolation ..... 29
JESD204B Setup ..... 29
SERDES Clocks Setup. ..... 31
Equalization Mode Setup ..... 31
Link Latency Setup ..... 31
Crossbar Setup ..... 33
JESD204B Serial Data Interface. ..... 34
JESD204B Overview ..... 34
Physical Layer ..... 35
Data Link Layer ..... 38
Transport Layer ..... 47
JESD204B Test Modes ..... 60
JESD204B Error Monitoring. ..... 61
Hardware Considerations ..... 63
Digital Datapath ..... 67
Dual Paging ..... 67
Data Format ..... 67
Interpolation Filters ..... 67
Digital Modulation ..... 68
Inverse Sinc ..... 69
Digital Gain, Phase Adjust, DC Offset, and Group Delay... ..... 69
I to Q Swap ..... 70
NCO Alignment ..... 70
Downstream Protection ..... 72
Datapath PRBS ..... 74
DC Test Mode ..... 74
Interrupt Request Operation ..... 75
Interrupt Service Routine. ..... 75
DAC Input Clock Configurations ..... 76
Driving the CLK $\pm$ Inputs ..... 76
DAC PLL Fixed Register Writes ..... 76
Clock Multiplication ..... 76
Starting the PLL ..... 78
Analog Outputs ..... 79
Transmit DAC Operation. ..... 79
Device Power Dissipation ..... 82
Temperature Sensor ..... 82
Start-Up Sequence ..... 83
Step 1: Start Up the DAC ..... 83
Step 2: Digital Datapath. ..... 83
Step 3: Transport Layer ..... 84
Step 4: Physical Layer ..... 84
Step 5: Data Link Layer ..... 85
Step 6: Error Monitoring ..... 85
Register Maps and Descriptions ..... 86
REVISION HISTORY
3/2017—Rev. A to Rev. B
Changed 10.64 Gbps to 12.4 Gbps , 2.76 Gbps to 3.1 Gbps , and 5.52 Gbps to 6.2 Gbps Throughout .....  7
Change to Device Revision Parameter; Table 14 ..... 24
Changes to Function Overview of the SERDES PLL Section ... 36
Changes to Figure 38 ..... 37
Changes to Table 97 ..... 86
Changes to Table 98 ..... 94
6/15-Rev. 0 to Rev. A
Changed Functional Block Diagram Section to Typical Application Circuit Section .....  1
Changes to Figure 1 .....  .1
Changed Detailed Functional Block Diagram Section to Functional Block Diagram Section .....  4
Deleted Reference Voltage Parameter, Table 1 .....  5
Changes to Output Voltage (Vout) Logic High Parameter, Output Voltage (Vout) Logic Low Parameter, and SYSREF $\pm$ Frequency Parameter, Table 2 .....  6
Changes to Table 4 .....  7
Changes to Interpolation Parameter, Table 6 .....  8
Deleted Sync Off, Subclass Mode 0 Parameter, Table 7 .....  9
Changed Junction Temperature Parameter to Operating Junction Temperature, Table 10 .....  11
Changes to Terminology Section ..... 15
Changes to Figure 26 Caption ..... 19
Changes to Figure 29 Caption ..... 20
Change to Device Revision Parameter, Table 14. ..... 24
Changes to Step 1: Start Up the DAC Section, Table 16, and Table 17 ..... 25
Changes to Step 3: Transport Layer Section and Table 19 ..... 26
Changes to Table 20 and Table 21 ..... 27
Changes to Step 7: Optional Features Section ..... 28
Added Table 25; Renumbered Sequentially. ..... 29
Changes to DAC PLL Setup Section and Table 26. ..... 29
Changes to Lane0Checksum Section ..... 30
Changes to Table 30 and Subclass 0 Section ..... 31
Changes to Table 33 ..... 32
Changes to Table 37 ..... 35
Changes to Table 38 ..... 36
Added SERDES PLL Fixed Register Writes Section and Table 39 ..... 36
Changes to Figure 38 and Table 40 ..... 37
Changes to Figure 29 and Data Link Layer Section ..... 38
Added Figure 42; Renumbered Sequentially ..... 39
Device Configuration Register Map ..... 86
Device Configuration Register Descriptions ..... 94
Outline Dimensions ..... 124
Ordering Guide ..... 125
Changes to Figure 44 ..... 40
Changes to Continuous Sync Mode (SYNCMOD = 0x2) Section .....  42
Changes to Subclass 0 Section. ..... 43
Changes to Figure 53 ..... 50
Changes to Table 49 and Figure 54 .....  51
Changes to Table 50 and Figure 55 ..... 52
Changes to Table 51 and Figure 56 .....  .53
Changes to Table 52 and Figure 57 .....  .54
Changes to Table 53, Table 54, and Figure 58 ..... 55
Changes to Table 55 and Figure 59 ..... 56
Changes to Table 56 and Figure 60 ..... 57
Changes to Table 57 and Figure 61 ..... 58
Changes to Table 58 and Figure 62 ..... 59
Changes to Power Supply Recommendations Section .....  .63
Added Figure 64 ..... 64
Changes to Figure 68 ..... 66
Changes to Table 66 ..... 67
Changes to Table 70, Table 71, Table 72, and I to Q Swap Section ..... 70
Changes to Power Detection and Protection Section ..... 72
Changes to DC Test Mode Section .....  73
Moved Figure 75 and Table 78 .....  75
Deleted Table 80; Renumbered Sequentially ..... 76
Added DAC PLL Fixed Register Writes Section and Table 79 .....  .76
Changes to Clock Multiplication Section ..... 76
Added Loop Filter Section and Charge Pump Section ..... 77
Added Temperature Tracking Section and Table 83 .....  .78
Changes to Starting the PLL Section and Figure 79 .....  .78
Changes to Transmit DAC Operation Section ..... 79
Changes to Self Calibration Section .....  81
Added Figure 86 and Figure 87 .....  81
Changes to Device Power Dissipation Section. ..... 82
Changes to Table 88 and Table 89 ..... 83
Changes to Table 93 ..... 84
Changes to Table 94, Table 95, and Table 96 .....  .85
Changes to Table 97 ..... 86
Changes to Table 98 ..... 94
Deleted Lookup Tables for Three Different DAC PLL Reference Frequencies Section and Table 96 to Table 98 ..... 122
Added Figure 89 ..... 124
Updated Outline Dimensions. ..... 124
Changes to Ordering Guide ..... 125

## 7/14—Revision 0: Initial Version

## FUNCTIONAL BLOCK DIAGRAM



Figure 2.

## SPECIFICATIONS

DC SPECIFICATIONS
AVDD33 $=3.3 \mathrm{~V}, \mathrm{SIOVDD} 33=3.3 \mathrm{~V}, \mathrm{IOVDD}=1.8 \mathrm{~V}, \mathrm{DVDD} 12=1.2 \mathrm{~V}, \mathrm{CVDD} 12=1.2 \mathrm{~V}, \mathrm{PVDD} 12=1.2 \mathrm{~V}, \mathrm{SVDD} 12=1.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{Tt}}=1.2 \mathrm{~V}$, $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, Ioutrs $=20 \mathrm{~mA}$, unless otherwise noted.

Table 1.

| Parameter | Test Conditions/Comments | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| RESOLUTION |  |  | 16 |  | Bits |
| ACCURACY <br> Differential Nonlinearity (DNL) Integral Nonlinearity (INL) | With calibration |  | $\begin{aligned} & \pm 1.0 \\ & \pm 2.0 \end{aligned}$ |  | $\begin{aligned} & \text { LSB } \\ & \text { LSB } \end{aligned}$ |
| MAIN DAC OUTPUTS <br> Gain Error <br> I/Q Gain Mismatch Full-Scale Output Current <br> Maximum Setting <br> Minimum Setting <br> Output Compliance Range <br> Output Resistance <br> Output Capacitance Gain DAC Monotonicity Settling Time | With internal reference <br> Based on a $4 \mathrm{k} \Omega$ external resistor between I120 and GND <br> To within $\pm 0.5$ LSB | $\begin{aligned} & -2.5 \\ & -0.6 \\ & \\ & 25.5 \\ & 13.1 \\ & -250 \end{aligned}$ | +2 27.0 13.9 0.2 3.0 Guaranteed 20 | $\begin{aligned} & +5.5 \\ & +0.6 \\ & \\ & 28.6 \\ & 14.8 \\ & +750 \end{aligned}$ | \% FSR <br> \% FSR <br> mA <br> mA <br> mV <br> $\mathrm{M} \Omega$ <br> pF <br> ns |
| MAIN DAC TEMPERATURE DRIFT <br> Offset <br> Gain |  |  | $\begin{aligned} & 0.04 \\ & 32 \end{aligned}$ |  | ppm $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
| REFERENCE Internal Reference Voltage |  |  | 1.2 |  | V |
| ANALOG SUPPLY VOLTAGES <br> AVDD33 <br> PVDD12 <br> CVDD12 |  | $\begin{aligned} & 3.13 \\ & 1.14 \\ & 1.14 \end{aligned}$ | $\begin{aligned} & 3.3 \\ & 1.2 \\ & 1.2 \end{aligned}$ | $\begin{aligned} & 3.47 \\ & 1.26 \\ & 1.26 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \end{aligned}$ |
| DIGITAL SUPPLY VOLTAGES <br> SIOVDD33 <br> $V_{T T}$ <br> DVDD12 <br> SVDD12 <br> IOVDD |  | $\begin{aligned} & 3.13 \\ & 1.1 \\ & \\ & 1.14 \\ & 1.274 \\ & \\ & 1.14 \\ & 1.274 \\ & 1.71 \end{aligned}$ | $\begin{aligned} & 3.3 \\ & 1.2 \\ & 1.2 \\ & 1.3 \\ & 1.2 \\ & 1.3 \\ & 1.8 \end{aligned}$ | $\begin{aligned} & 3.47 \\ & 1.37 \\ & \\ & 1.26 \\ & 1.326 \\ & \\ & 1.26 \\ & 1.326 \\ & 3.47 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \end{aligned}$ |
| POWER CONSUMPTION <br> $4 \times$ Interpolation Mode, JESD Mode 4, 8 SERDES Lanes <br> AVDD33 <br> PVDD12 <br> CVDD12 <br> SVDD12 <br> DVDD12 <br> SIOVDD33 <br> IOVDD | $\mathrm{f}_{\mathrm{DAC}}=1.6 \mathrm{GSPS}, \mathrm{IF}=40 \mathrm{MHz}$, NCO off, PLL on, digital gain on, inverse sinc on, DAC FSC $=20 \mathrm{~mA}$ <br> Includes $V_{T T}$ |  | $\begin{aligned} & 1.59 \\ & \\ & 126 \\ & 95.3 \\ & 101 \\ & 518.2 \\ & 234 \\ & 11 \\ & 36 \\ & \hline \end{aligned}$ | $\begin{aligned} & 1.84 \\ & 134 \\ & 112.4 \\ & 111 \\ & 654 \\ & 255 \\ & 12 \\ & 50 \end{aligned}$ | W <br> mA <br> mA <br> mA <br> mA <br> mA <br> mA <br> $\mu \mathrm{A}$ |

## DIGITAL SPECIFICATIONS

AVDD33 $=3.3 \mathrm{~V}, \mathrm{SIOVDD} 33=3.3 \mathrm{~V}, \mathrm{IOVDD}=1.8 \mathrm{~V}, \mathrm{DVDD} 12=1.2 \mathrm{~V}, \mathrm{CVDD} 12=1.2 \mathrm{~V}, \mathrm{PVDD} 12=1.2 \mathrm{~V}, \mathrm{SVDD} 12=1.2 \mathrm{~V}, \mathrm{~V} \mathrm{TT}=1.2 \mathrm{~V}$, $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, Ioutrs $=20 \mathrm{~mA}$, unless otherwise noted.

Table 2.

| Parameter | Symbol | Test Conditions/Comments | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CMOS INPUT LOGIC LEVEL Input Voltage ( $\mathrm{V}_{\mathrm{IN}}$ ) Logic High Low |  | $\begin{aligned} & 1.8 \mathrm{~V} \leq \mathrm{IOVDD} \leq 3.3 \mathrm{~V} \\ & 1.8 \mathrm{~V} \leq \mathrm{IOVDD} \leq 3.3 \mathrm{~V} \end{aligned}$ | $0.7 \times$ IOVDD |  | $0.3 \times$ IOVDD | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| CMOS OUTPUT LOGIC LEVEL Output Voltage (Vout) Logic High Low |  | $\begin{aligned} & 1.8 \mathrm{~V} \leq \mathrm{IOVDD} \leq 3.3 \mathrm{~V} \\ & 1.8 \mathrm{~V} \leq \mathrm{IOVDD} \leq 3.3 \mathrm{~V} \end{aligned}$ | $0.75 \times$ IOVDD |  | $0.25 \times$ IOVDD | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| MAXIMUM DAC UPDATE RATE ${ }^{1}$ |  | $1 \times$ interpolation ${ }^{2}$ (see Table 4) <br> $2 \times$ interpolation ${ }^{3}$ <br> $4 \times$ interpolation <br> $8 \times$ interpolation | $\begin{aligned} & 1060 \\ & 2120 \\ & 2800 \\ & 2800 \end{aligned}$ |  |  | MSPS <br> MSPS <br> MSPS <br> MSPS |
| ADJUSTED DAC UPDATE RATE |  | $1 \times$ interpolation <br> $2 \times$ interpolation <br> $4 \times$ interpolation <br> $8 \times$ interpolation | $\begin{aligned} & 1060 \\ & 1060 \\ & 700 \\ & 350 \end{aligned}$ |  |  | MSPS <br> MSPS <br> MSPS <br> MSPS |
| INTERFACE ${ }^{4}$ <br> Number of JESD204B Lanes JESD204B Serial Interface Speed Minimum Maximum |  | Per lane <br> Per lane, SVDD12 $=1.3 \mathrm{~V} \pm 2 \%$ | $12.4$ | $8$ | 1.44 | Lanes <br> Gbps <br> Gbps |
| DAC CLOCK INPUT (CLK+, CLK-) Differential Peak-to-Peak Voltage Common-Mode Voltage Maximum Clock Rate REFCLK Frequency (PLL Mode) |  | Self biased input, ac-coupled $6.0 \mathrm{GHz} \leq \mathrm{fvco} \leq 12.0 \mathrm{GHz}$ | $\begin{aligned} & 400 \\ & 2800 \\ & 35 \end{aligned}$ | $\begin{aligned} & 1000 \\ & 600 \end{aligned}$ | $\begin{aligned} & 2000 \\ & 1000 \end{aligned}$ | mV <br> mV <br> MHz <br> MHz |
| SYSTEM REFERENCE INPUT (SYSREF+, SYSREF-) <br> Differential Peak-to-Peak Voltage Common-Mode Voltage SYSREF $\pm$ Frequency ${ }^{5}$ |  |  | $\begin{aligned} & 400 \\ & 0 \end{aligned}$ | $1000$ | $\begin{aligned} & 2000 \\ & 2000 \\ & \mathrm{f}_{\text {DATA }} /(\mathrm{K} \times \mathrm{S}) \end{aligned}$ | mV <br> mV <br> Hz |
| SYSREF TO DAC CLOCK ${ }^{6}$ <br> Setup Time <br> Hold Time <br> Keep Out Window | tssD <br> thso <br> KOW | SYSREF differential swing $=0.4 \mathrm{~V}$, slew rate $=1.3 \mathrm{~V} / \mathrm{ns}$, common modes tested: ac-coupled, $0 \mathrm{~V}, 0.6 \mathrm{~V}, 1.25 \mathrm{~V}, 2.0 \mathrm{~V}$ | $\begin{aligned} & 131 \\ & 119 \end{aligned}$ | 20 |  | $\begin{aligned} & \text { ps } \\ & \text { ps } \\ & \text { ps } \end{aligned}$ |
| SPI <br> Maximum Clock Rate Minimum SCLK Pulse Width High <br> Low <br> SDIO to SCLK <br> Setup Time <br> Hold Time | SCLK <br> $t_{\text {PWH }}$ <br> tpwL <br> tos <br> toh | IOVDD $=1.8 \mathrm{~V}$ | 10 <br> 5 2 |  | $\begin{aligned} & 8 \\ & 12 \end{aligned}$ | MHz <br> ns <br> ns <br> ns <br> ns |


| Parameter | Symbol | Test Conditions/Comments | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SDO to SCLK <br> Data Valid Window $\overline{\mathrm{CS}}$ to SCLK | tov |  | 25 |  |  | ns |
| Setup Time | $\mathrm{ts}_{5} \overline{\mathrm{c}}$ |  | 5 |  |  | ns |
| Hold Time | $\mathrm{th}^{\overline{c s}}$ |  | 2 |  |  | ns |

${ }^{1}$ See Table 3 for detailed specifications for DAC update rate conditions.
${ }^{2}$ Maximum speed for $1 \times$ interpolation is limited by the JESD interface. See Table 4 for details.
${ }^{3}$ Maximum speed for $2 \times$ interpolation is limited by the JESD interface. See Table 4 for details.
${ }^{4}$ See Table 4 for detailed specifications for JESD speed conditions.
${ }^{5} \mathrm{~K}, \mathrm{~F}$, and S are JESD204B transport layer parameters. See Table 44 for the full definitions.
${ }^{6}$ See Table 5 for detailed specifications for SYSREF to DAC clock timing conditions.

## MAXIMUM DAC UPDATE RATE SPEED SPECIFICATIONS BY SUPPLY

AVDD33 $=3.3 \mathrm{~V}, \mathrm{SIOVDD} 33=3.3 \mathrm{~V}, \mathrm{IOVDD}=1.8 \mathrm{~V}, \mathrm{DVDD} 12=1.2 \mathrm{~V}, \mathrm{CVDD} 12=1.2 \mathrm{~V}, \mathrm{PVDD} 12=1.2 \mathrm{~V}, \mathrm{SVDD} 12=1.2 \mathrm{~V}, \mathrm{~V} \mathrm{TT}=1.2 \mathrm{~V}$, $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, Ioutrs $=20 \mathrm{~mA}$, unless otherwise noted.

Table 3.

| Parameter | Test Conditions/Comments | Min $\quad$ Typ $\quad$ Max | Unit |
| :--- | :--- | :--- | :--- |
| MAXIMUM DAC UPDATE RATE | DVDD12, CVDD12 $=1.2 \mathrm{~V} \pm 5 \%$ | 2.23 |  |
|  | DVDD12, CVDD12 $=1.2 \mathrm{~V} \pm 2 \%$ | 2.41 | GSPS |
|  | DVDD12, CVDD12 $=1.3 \mathrm{~V} \pm 2 \%$ | 2.80 | GSPS |

## JESD204B SERIAL INTERFACE SPEED SPECIFICATIONS

AVDD33 $=3.3 \mathrm{~V}, \mathrm{SIOVDD} 33=3.3 \mathrm{~V}, \mathrm{IOVDD}=1.8 \mathrm{~V}, \mathrm{DVDD} 12=1.2 \mathrm{~V}, \mathrm{CVDD} 12=1.2 \mathrm{~V}, \mathrm{PVDD} 12=1.2 \mathrm{~V}, \mathrm{SVDD} 12=1.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{TT}}=1.2 \mathrm{~V}$, $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, Ioutrs $=20 \mathrm{~mA}$, unless otherwise noted.

Table 4.

| Parameter | Test Conditions/Comments | Min | Typ | Max |
| :--- | :--- | :--- | :--- | :--- |
|  | Unit |  |  |  |
| HALF RATE | SVDD12 $=1.2 \mathrm{~V} \pm 5 \%$ | 5.75 | 11.4 | Gbps |
|  | SVDD12 $=1.2 \mathrm{~V} \pm 2 \%$ | 5.75 | 12.0 | Gbps |
|  | SVDD12 $=1.3 \mathrm{~V} \pm 2 \%$ | 5.75 | 12.4 | Gbps |
| FULL RATE | SVDD12 $=1.2 \mathrm{~V} \pm 5 \%$ | 2.88 | 5.98 | Gbps |
|  | SVDD12 $=1.2 \mathrm{~V} \pm 2 \%$ | 2.88 | 6.06 | Gbps |
|  | SVDD12 $=1.3 \mathrm{~V} \pm 2 \%$ | 2.88 | 6.2 | Gbps |
| OVERSAMPLING | SVDD12 $=1.2 \mathrm{~V} \pm 5 \%$ | 1.44 | 3.0 | Gbps |
|  | SVDD12 $=1.2 \mathrm{~V} \pm 2 \%$ | 1.44 | 3.04 | Gbps |
|  | SVDD12 $=1.3 \mathrm{~V} \pm 2 \%$ | 1.44 | 3.1 | Gbps |

## SYSREF TO DAC CLOCK TIMING SPECIFICATIONS

AVDD33 $=3.3 \mathrm{~V}$, SIOVDD33 $=3.3 \mathrm{~V}, \mathrm{IOVDD}=1.8 \mathrm{~V}, \mathrm{DVDD} 12=1.2 \mathrm{~V}, \mathrm{CVDD} 12=1.2 \mathrm{~V}, \mathrm{PVDD} 12=1.2 \mathrm{~V}, \mathrm{SVDD} 12=1.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{TT}}=1.2 \mathrm{~V}$, $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, Ioutfs $=20 \mathrm{~mA}$, SYSREF $\pm$ common-mode voltages $=0.0 \mathrm{~V}, 0.6 \mathrm{~V}, 1.25 \mathrm{~V}$, and 2.0 V , unless otherwise noted.

Table 5.


## DIGITAL INPUT DATA TIMING SPECIFICATIONS

AVDD33 = 3.3 V, SIOVDD33 = 3.3 V, IOVDD $=1.8 \mathrm{~V}, \mathrm{DVDD} 12=1.2 \mathrm{~V}, \mathrm{CVDD} 12=1.2 \mathrm{~V}, \mathrm{PVDD} 12=1.2 \mathrm{~V}, \mathrm{SVDD} 12=1.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{TT}}=1.2 \mathrm{~V}$, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, Ioutrs $=20 \mathrm{~mA}$, unless otherwise noted.

Table 6.

| Parameter | Test Conditions/Comments | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| LATENCY |  |  |  |  |  |
| Interface |  |  | 17 |  | PClock ${ }^{1}$ cycles |
| Interpolation |  |  |  |  |  |
| $1 \times$ |  |  | 58 |  | DAC clock cycles |
| $2 \times$ |  |  | 137 |  | DAC clock cycles |
| $4 \times$ |  |  | 251 |  | DAC clock cycles |
| $8 \times$ |  |  | 484 |  | DAC clock cycles |
| Inverse Sinc |  |  | 17 |  | DAC clock cycles |
| Fine Modulation |  |  | 20 |  | DAC clock cycles |
| Coarse Modulation |  |  |  |  |  |
| $\mathrm{f}_{\mathrm{s}} / 8$ |  |  | 8 |  | DAC clock cycles |
| $\mathrm{f}_{5} / 4$ |  |  | 4 |  | DAC clock cycles |
| Digital Phase Adjust |  |  | 12 |  | DAC clock cycles |
| Digital Gain Adjust |  |  | 12 |  | DAC clock cycles |
| Power-Up Time |  |  |  |  |  |
| Dual A Only | Register 0x011 from 0x60 to 0x00 |  | 60 |  | $\mu \mathrm{s}$ |
| Dual B Only | Register 0x011 from 0x18 to 0x00 |  | 60 |  | $\mu \mathrm{S}$ |
| All DACs | Register 0x011 from 0x7C to 0x00 |  | 60 |  | $\mu \mathrm{s}$ |

${ }^{1}$ PClock is the AD9144 internal processing clock and equals the lane rate $\div 40$.

## LATENCY VARIATION SPECIFICATIONS

AVDD33 = 3.3 V, SIOVDD33 = 3.3 V, IOVDD = 1.8 V, DVDD12 = 1.2 V, CVDD12 = 1.2 V, PVDD12 = 1.2 V, SVDD12 $=1.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{TT}}=1.2 \mathrm{~V}$, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, Ioutes $=20 \mathrm{~mA}$, unless otherwise noted.

Table 7.

| Parameter | Min | Typ | Max | Unit |
| :--- | :--- | :--- | :--- | :--- |
| DAC LATENCY VARIATION |  |  |  |  |
| SYNC On |  |  |  |  |
| PLL Off | -1 | 0 | 1 | DACCLK cycles |
| PLL On |  | +1 | DACCLK cycles |  |

## JESD204B INTERFACE ELECTRICAL SPECIFICATIONS

AVDD33 $=3.3 \mathrm{~V}, \mathrm{SIOVDD} 33=3.3 \mathrm{~V}, \mathrm{IOVDD}=1.8 \mathrm{~V}, \mathrm{DVDD} 12=1.2 \mathrm{~V}, \mathrm{CVDD} 12=1.2 \mathrm{~V}, \mathrm{PVDD} 12=1.2 \mathrm{~V}, \mathrm{SVDD} 12=1.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{Tt}}=1.2 \mathrm{~V}$, $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, Ioutrs $=20 \mathrm{~mA}$, unless otherwise noted.

Table 8.

| Parameter | Symbol | Test Conditions/Comments | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| JESD204B DATA INPUTS <br> Input Leakage Current <br> Logic High <br> Logic Low <br> Unit Interval <br> Common-Mode Voltage <br> Differential Voltage <br> $V_{\text {TT }}$ Source Impedance <br> Differential Impedance <br> Differential Return Loss <br> Common-Mode Return Loss | UI <br> V RCM <br> R_VDIF <br> $Z_{\text {TT }}$ <br> ZRDIFF <br> RLbolf <br> RLrcm | $25^{\circ} \mathrm{C}$ <br> Input level $=1.2 \mathrm{~V} \pm 0.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{TT}}=1.2 \mathrm{~V}$ <br> Input level $=0 \mathrm{~V}$ <br> AC-coupled, $\mathrm{V}_{\mathrm{TT}}=$ SVDD12 $^{1}$ <br> At dc <br> At dc | $\begin{aligned} & 94 \\ & -0.05 \\ & 110 \\ & 80 \end{aligned}$ | 10 -4 $\begin{aligned} & 100 \\ & 8 \\ & 6 \end{aligned}$ | $\begin{aligned} & 714 \\ & +1.85 \\ & 1050 \\ & 30 \\ & 120 \end{aligned}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ ps V mV $\Omega$ $\Omega$ dB dB |
| DIFFERENTIAL OUTPUTS $\overline{(\overline{S Y N C O U T} \pm)^{2}}$ <br> Output Differential Voltage <br> Output Offset Voltage <br> Output Differential Voltage | Vod <br> Vos <br> Vod | Normal swing mode: Register 0x2A5[0] $=0$ <br> High swing mode: Register 0x2A5[0] = 1 | $\begin{aligned} & 192 \\ & 1.19 \\ & 341 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 235 \\ & 1.27 \\ & 394 \end{aligned}$ | mV <br> V <br> mV |
| DETERMINISTIC LATENCY <br> Fixed <br> Variable |  |  |  |  | $\begin{aligned} & 17 \\ & 2 \end{aligned}$ | PClock ${ }^{3}$ cycles <br> PClock ${ }^{3}$ cycles |
| SYSREF $\pm$-to-LMFC DELAY |  |  |  | 4 |  | DAC clock cycles |

[^0]
## AC SPECIFICATIONS

AVDD33 = 3.3 V, SIOVDD33 = 3.3 V, IOVDD = 1.8 V, DVDD12 = 1.2 V, CVDD12 = 1.2 V, PVDD12 = $1.2 \mathrm{~V}, \mathrm{SVDD} 12=1.2 \mathrm{~V},{ }^{1} \mathrm{~V}_{\mathrm{TT}}=1.2 \mathrm{~V}$, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, Ioutrs $=20 \mathrm{~mA}$, unless otherwise noted.

Table 9.

| Parameter | Test Conditions/Comments | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SPURIOUS-FREE DYNAMIC RANGE (SFDR) $\begin{aligned} & f_{D A C}=983.04 \mathrm{MSPS} \\ & \mathrm{f}_{\mathrm{DAC}}=983.04 \mathrm{MSPS} \\ & \mathrm{f}_{\mathrm{DAC}}=1966.08 \mathrm{MSPS} \\ & \mathrm{f}_{\mathrm{DAC}}=1966.08 \mathrm{MSPS} \end{aligned}$ | -9 dBFS single-tone <br> $\mathrm{f}_{\text {out }}=20 \mathrm{MHz}$ <br> $\mathrm{f}_{\text {out }}=150 \mathrm{MHz}$ <br> $\mathrm{f}_{\text {out }}=20 \mathrm{MHz}$ <br> $\mathrm{f}_{\text {out }}=170 \mathrm{MHz}$ |  | $\begin{aligned} & 82 \\ & 76 \\ & 81 \\ & 69 \end{aligned}$ |  | dBc <br> dBc <br> dBc <br> dBc |
| $\begin{aligned} & \hline \text { TWO-TONE INTERMODULATION DISTORTION (IMD) } \\ & \mathrm{f}_{\mathrm{DAC}}=983.04 \mathrm{MSPS} \\ & \mathrm{f}_{\mathrm{AAC}}=983.04 \mathrm{MSPS} \\ & \mathrm{f}_{\mathrm{DAC}}=1966.08 \mathrm{MSPS} \\ & \mathrm{f}_{\text {DAC }}=1966.08 \mathrm{MSPS} \end{aligned}$ | $\begin{aligned} & -9 \mathrm{dBFS} \\ & \mathrm{f}_{\text {out }}=20 \mathrm{MHz} \\ & \text { fout }=150 \mathrm{MHz} \\ & \text { fout }=20 \mathrm{MHz} \\ & \text { fout }^{2}=170 \mathrm{MHz} \end{aligned}$ |  | $\begin{aligned} & 90 \\ & 82 \\ & 90 \\ & 81 \end{aligned}$ |  | dBc <br> dBc <br> dBc <br> dBc |
| NOISE SPECTRAL DENSITY (NSD), SINGLE-TONE $\begin{aligned} f_{D A C} & =983.04 \mathrm{MSPS} \\ f_{D A C} & =1966.08 \mathrm{MSPS} \end{aligned}$ | $\begin{aligned} & 0 \mathrm{dBFS} \\ & \text { fout }=150 \mathrm{MHz} \\ & \text { fout }=150 \mathrm{MHz} \end{aligned}$ |  | $\begin{aligned} & -162 \\ & -163 \end{aligned}$ |  | $\mathrm{dBm} / \mathrm{Hz}$ <br> dBm/Hz |
| W-CDMA FIRST ADJACENT CHANNEL LEAKAGE RATIO (ACLR), SINGLE CARRIER $\begin{aligned} & \mathrm{f}_{\mathrm{DAC}}=983.04 \mathrm{MSPS} \\ & \mathrm{f}_{\mathrm{DAC}}=983.04 \mathrm{MSPS} \\ & \mathrm{f}_{\mathrm{DAC}}=1966.08 \mathrm{MSPS} \end{aligned}$ | 0 dBFS $\begin{aligned} & \text { fout }=30 \mathrm{MHz} \\ & f_{\text {fout }}=150 \mathrm{MHz} \\ & \text { fout }=150 \mathrm{MHz} \end{aligned}$ |  | $\begin{aligned} & 82 \\ & 80 \\ & 80 \end{aligned}$ |  | dBc <br> dBc <br> dBc |
| W-CDMA SECOND ACLR, SINGLE CARRIER $\begin{aligned} & f_{D A C}=983.04 \mathrm{MSPS} \\ & f_{\mathrm{DAC}}=983.04 \mathrm{MSPS} \\ & \mathrm{f}_{\mathrm{DAC}}=1966.08 \mathrm{MSPS} \end{aligned}$ | $\begin{aligned} & 0 \mathrm{dBFS} \\ & \text { fout }=30 \mathrm{MHz} \\ & \text { fout }=150 \mathrm{MHz} \\ & \text { fout }=150 \mathrm{MHz} \end{aligned}$ |  | $\begin{aligned} & 84 \\ & 85 \\ & 85 \end{aligned}$ |  | dBc <br> dBc <br> dBc |

[^1]
## ABSOLUTE MAXIMUM RATINGS

Table 10.

| Parameter | Rating |
| :---: | :---: |
| 1120 to Ground | -0.3 V to AVDD33 + 0.3 V |
| $\begin{aligned} & \text { SERDINx } \pm, V_{T T}, \overline{\text { SYNCOUT1 } \pm /} \\ & \overline{\text { SYNCOUTO } \pm, T X E N x} \end{aligned}$ | -0.3 V to SIOVDD33 +0.3 V |
| OUTx $\pm$ | -0.3 V to AVDD33 +0.3 V |
| SYSREF $\pm$ | GND - 0.5 V to +2.5 V |
| CLK $\pm$ to Ground | -0.3 V to PVDD12 +0.3 V |
| $\overline{\mathrm{RESET}}, \overline{\mathrm{IRQ}}, \overline{\mathrm{CS}}, \mathrm{SCLK}, \mathrm{SDIO}, \mathrm{SDO}$, PROTECT_OUTx to Ground | -0.3 V to IOVDD +0.3 V |
| LDO_BYP1 | -0.3 V to SVDD12 +0.3 V |
| LDO_BYP2 | -0.3 V to PVDD12 +0.3 V |
| LDO24 | -0.3 V to AVDD33 +0.3 V |
| Ambient Operating Temperature ( $\mathrm{T}_{\mathrm{A}}$ ) | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Operating Junction Temperature | $125^{\circ} \mathrm{C}$ |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

## THERMAL RESISTANCE

The exposed pad (EPAD) must be soldered to the ground plane for the 88-lead LFCSP. The EPAD provides an electrical, thermal, and mechanical connection to the board.

Typical $\theta_{\mathrm{J}}, \theta_{\mathrm{IB}}$, and $\theta_{\mathrm{JC}}$ values are specified for a 4-layer JESD51-7 high effective thermal conductivity test board for leaded surface-mount packages. $\theta_{\mathrm{JA}}$ is obtained in still air conditions (JESD51-2). Airflow increases heat dissipation, effectively reducing $\theta_{\mathrm{JA}} . \theta_{\mathrm{IB}}$ is obtained following double-ring cold plate test conditions (JESD51-8). $\theta_{\mathrm{JC}}$ is obtained with the test case temperature monitored at the bottom of the exposed pad.
$\Psi_{\text {IT }}$ and $\Psi_{\text {IB }}$ are thermal characteristic parameters obtained with $\theta_{\mathrm{JA}}$ in still air test conditions.

Junction temperature ( $\mathrm{T}_{\mathrm{J}}$ ) can be estimated using the following equations:

$$
\begin{aligned}
& T_{J}=T_{T}+\left(\Psi_{I T} \times P\right), \text { or } \\
& T_{J}=T_{B}+\left(\Psi_{I B} \times P\right)
\end{aligned}
$$

where:
$T_{T}$ is the temperature measured at the top of the package.
$P$ is the total device power dissipation.
$T_{B}$ is the temperature measured at the board.
Table 11. Thermal Resistance

| Package | $\boldsymbol{\theta}_{\text {JA }}$ | $\boldsymbol{\theta}_{\text {Jв }}$ | $\boldsymbol{\theta}_{\text {Jc }}$ | $\boldsymbol{\Psi}_{\text {Jт }}$ | $\boldsymbol{\Psi}_{\text {Jв }}$ | Unit |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 88-Lead LFCSP |  |  |  |  |  |  |

${ }^{1}$ The exposed pad must be securely connected to the ground plane.

## ESD CAUTION

|  | ESD (electrostatic discharge) sensitive device. <br> Charged devices and circuit boards can discharge <br> without detection. Although this product features <br> patented or proprietary protection circuitry, damage <br> may occur on devices subjected to high energy ESD. <br> Therefore, proper ESD precautions should be taken to <br> avoid performance degradation or loss of functionality. |
| :--- | :--- |

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



NOTES

1. THE EXPOSED PAD MUST BE SECURELY CONNECTED TO THE GROUND PLANE.

Figure 3. Pin Configuration
Table 12. Pin Function Descriptions

| Pin No. | Mnemonic | Description |
| :---: | :---: | :---: |
| 1 | PVDD12 | 1.2 V Supply. PVDD12 provides a clean supply. |
| 2 | CLK+ | PLL Reference/Clock Input, Positive. When the PLL is used, this pin is the positive reference clock input. When the PLL is not used, this pin is the positive device clock input. This pin is self biased and must be ac-coupled. |
| 3 | CLK- | PLL Reference/Clock Input, Negative. When the PLL is used, this pin is the negative reference clock input. When the PLL is not used, this pin is the negative device clock input. This pin is self biased and must be ac-coupled. |
| 4 | PVDD12 | 1.2 V Supply. PVDD12 provides a clean supply. |
| 5 | SYSREF+ | Positive Reference Clock for Deterministic Latency. This pin is self biased for ac coupling. It can be ac-coupled or dc-coupled. |
| 6 | SYSREF- | Negative Reference Clock for Deterministic Latency. This pin is self biased for ac coupling. It can be ac-coupled or dc-coupled. |
| 7 | PVDD12 | 1.2 V Supply. PVDD12 provides a clean supply. |
| 8 | PVDD12 | 1.2 V Supply. PVDD12 provides a clean supply. |
| 9 | PVDD12 | 1.2 V Supply. PVDD12 provides a clean supply. |
| 10 | PVDD12 | 1.2 V Supply. PVDD12 provides a clean supply. |
| 11 | TXENO | Transmit Enable for DAC0 and DAC1. The CMOS levels are determined with respect to IOVDD. |
| 12 | TXEN1 | Transmit Enable for DAC2 and DAC3. The CMOS levels are determined with respect to IOVDD. |
| 13 | DVDD12 | 1.2 V Digital Supply. |
| 14 | DVDD12 | 1.2 V Digital Supply. |
| 15 | SERDIN0+ | Serial Channel Input 0, Positive. CML compliant. SERDINO+ is internally terminated to the $\mathrm{V}_{\mathrm{TT}}$ pin voltage using a calibrated $50 \Omega$ resistor. This pin is ac-coupled only. |
| 16 | SERDIN0- | Serial Channel Input 0 , Negative. CML compliant. SERDINO- is internally terminated to the $\mathrm{V}_{\mathrm{TT}}$ pin voltage using a calibrated $50 \Omega$ resistor. This pin is ac-coupled only. |
| 17 | SVDD12 | 1.2 V JESD204B Receiver Supply. |
| 18 | SERDIN1+ | Serial Channel Input 1, Positive. CML compliant. SERDIN1+ is internally terminated to the $\mathrm{V}_{\mathrm{T}}$ pin voltage using a calibrated $50 \Omega$ resistor. This pin is ac-coupled only. |
| 19 | SERDIN1- | Serial Channel Input 1, Negative. CML compliant. SERDIN1- is internally terminated to the $\mathrm{V}_{\mathrm{TT}}$ pin voltage using a calibrated $50 \Omega$ resistor. This pin is ac-coupled only. |


| Pin No. | Mnemonic | Description |
| :---: | :---: | :---: |
| 20 | SVDD12 | 1.2 V JESD204B Receiver Supply. |
| 21 | $V_{\text {TT }}$ | 1.2 V Termination Voltage. Connect $\mathrm{V}_{\text {TT }}$ to the SVDD12 supply pins. |
| 22 | SVDD12 | 1.2 V JESD204B Receiver Supply. |
| 23 | $\overline{\text { SYNCOUT0+ }}$ | Positive LVDS Sync (Active Low) Output Signal Channel Link 0. |
| 24 | $\overline{\text { SYNCOUT0- }}$ | Negative LVDS Sync (Active Low) Output Signal Channel Link 0. |
| 25 | $V_{\text {TT }}$ | 1.2 V Termination Voltage. Connect $\mathrm{V}_{\text {TT }}$ to the SVDD12 supply pins. |
| 26 | SERDIN2+ | Serial Channel Input 2, Positive. CML compliant. SERDIN2+ is internally terminated to the $V_{\pi T}$ pin voltage using a calibrated $50 \Omega$ resistor. This pin is ac-coupled only. |
| 27 | SERDIN2- | Serial Channel Input 2, Negative. CML compliant. SERDIN2- is internally terminated to the $V_{T T}$ pin voltage using a calibrated $50 \Omega$ resistor. This pin is ac-coupled only. |
| 28 | SVDD12 | 1.2 V JESD204B Receiver Supply. |
| 29 | SERDIN3+ | Serial Channel Input 3, Positive. CML compliant. SERDIN3+ is internally terminated to the $\mathrm{V}_{\mathrm{TT}}$ pin voltage using a calibrated $50 \Omega$ resistor. This pin is ac-coupled only. |
| 30 | SERDIN3- | Serial Channel Input 3, Negative. CML compliant. SERDIN3- is internally terminated to the $V_{T T}$ pin voltage using a calibrated $50 \Omega$ resistor. This pin is ac-coupled only. |
| 31 | SVDD12 | 1.2 V JESD204B Receiver Supply. |
| 32 | SVDD12 | 1.2 V JESD204B Receiver Supply. |
| 33 | SVDD12 | 1.2 V JESD204B Receiver Supply. |
| 34 | LDO_BYP1 | LDO SERDES Bypass. This pin requires a $1 \Omega$ resistor in series with a $1 \mu \mathrm{~F}$ capacitor to ground. |
| 35 | SIOVDD33 | 3.3 V Supply for SERDES. |
| 36 | SVDD12 | 1.2 V JESD204B Receiver Supply. |
| 37 | SERDIN4- | Serial Channel Input 4, Negative. CML compliant. SERDIN4- is internally terminated to the $\mathrm{V}_{\mathrm{TT}}$ pin voltage using a calibrated $50 \Omega$ resistor. This pin is ac-coupled only. |
| 38 | SERDIN4+ | Serial Channel Input 4, Positive. CML compliant. SERDIN4+ is internally terminated to the $\mathrm{V}_{\mathrm{T}}$ pin voltage using a calibrated $50 \Omega$ resistor. This pin is ac-coupled only. |
| 39 | SVDD12 | 1.2 V JESD204B Receiver Supply. |
| 40 | SERDIN5- | Serial Channel Input 5, Negative. CML compliant. SERDIN5- is internally terminated to the $\mathrm{V}_{\mathrm{TT}}$ pin voltage using a calibrated $50 \Omega$ resistor. This pin is ac-coupled only. |
| 41 | SERDIN5+ | Serial Channel Input 5, Positive. CML compliant. SERDIN5+ is internally terminated to the $\mathrm{V}_{\text {TT }}$ pin voltage using a calibrated $50 \Omega$ resistor. This pin is ac-coupled only. |
| 42 | $\mathrm{V}_{\text {TT }}$ | 1.2 V Termination Voltage. Connect $\mathrm{V}_{\text {TT }}$ to the SVDD12 supply pins. |
| 43 | $\overline{\text { SYNCOUT1- }}$ | Negative LVDS Sync (Active Low) Output Signal Channel Link 1. |
| 44 | $\overline{\text { SYNCOUT1+ }}$ | Positive LVDS Sync (Active Low) Output Signal Channel Link 1. |
| 45 | SVDD12 | 1.2 V JESD204B Receiver Supply. |
| 46 | $V_{\text {TT }}$ | 1.2 V Termination Voltage. Connect $\mathrm{V}_{\text {TT }}$ to the SVDD12 supply pins. |
| 47 | SVDD12 | 1.2 V JESD204B Receiver Supply. |
| 48 | SERDIN6- | Serial Channel Input 6, Negative. CML compliant. SERDIN6- is internally terminated to the $\mathrm{V}_{\mathrm{TT}}$ pin voltage using a calibrated $50 \Omega$ resistor. This pin is ac-coupled only. |
| 49 | SERDIN6+ | Serial Channel Input 6, Positive. CML compliant. SERDIN6+ is internally terminated to the $\mathrm{V}_{\mathrm{T}}$ pin voltage using a calibrated $50 \Omega$ resistor. This pin is ac-coupled only. |
| 50 | SVDD12 | 1.2 V JESD204B Receiver Supply. |
| 51 | SERDIN7- | Serial Channel Input 7, Negative. CML compliant. SERDIN7- is internally terminated to the $\mathrm{V}_{\mathrm{TT}}$ pin voltage using a calibrated $50 \Omega$ resistor. This pin is ac-coupled only. |
| 52 | SERDIN7+ | Serial Channel Input 7, Positive. CML compliant. SERDIN7+ is internally terminated to the $\mathrm{V}_{\mathrm{T}}$ pin voltage using a calibrated $50 \Omega$ resistor. This pin is ac-coupled only. |
| 53 | DVDD12 | 1.2 V Digital Supply. |
| 54 | GND | Ground. Connect GND to the ground plane. |
| 55 | GND | Ground. Connect GND to the ground plane. |
| 56 | PVDD12 | 1.2 V Supply. PVDD12 provides a clean supply. |
| 57 | PVDD12 | 1.2 V Supply. PVDD12 provides a clean supply. |
| 58 | PROTECT_OUT1 | Power Detection Protection Pin Output for DAC2 and DAC3. Pin 58 is high when power protection is in process. |
| 59 | PROTECT_OUTO | Power Detection Protection Pin Output for DAC0 and DAC1. Pin 59 is high when power protection is in process. |
| 60 | $\overline{\mathrm{IRQ}}$ | Interrupt Request (Active Low, Open Drain). |
| 61 | $\overline{\text { RESET }}$ | Reset. This pin is active low. CMOS levels are determined with respect to IOVDD. |


| Pin No. | Mnemonic | Description |
| :--- | :--- | :--- |
| 62 | SDO | Serial Port Data Output. CMOS levels are determined with respect to IOVDD. |
| 63 | SDIO | Serial Port Data Input/Output. CMOS levels are determined with respect to IOVDD. |
| 64 | SCLK | Serial Port Clock Input. CMOS levels are determined with respect to IOVDD. |
| 65 | CS | Serial Port Chip Select. This pin is active low; CMOS levels are determined with respect to IOVDD. |
| 66 | IOVDD | IOVDD Supply for CMOS Input/Output and SPI. Operational for $1.8 \mathrm{~V} \leq$ IOVDD $\leq 3.3 \mathrm{~V}$. |
| 67 | AVDD33 | 3.3V Analog Supply for DAC Cores. |
| 68 | OUT3+ | DAC3 Positive Current Output. |
| 69 | OUT3- | DAC3 Negative Current Output. |
| 70 | LDO24 | 2.4V LDO. Requires a $1 \mu$ F capacitor to ground. |
| 71 | CVDD12 | 1.2 V Clock Supply. Place bypass capacitors as near as possible to Pin 71. |
| 72 | LDO24 | 2.4V LDO. Requires a $1 \mu$ F capacitor to ground. |
| 73 | OUT2- | DAC2 Negative Current Output. |
| 74 | OUT2+ | DAC2 Positive Current Output. |
| 75 | AVDD33 | 3.3 V Analog Supply for DAC Cores. |
| 76 | CVDD12 | 1.2 V Clock Supply. Place bypass capacitors as near as possible to Pin 76. |
| 77 | AVDD33 | 3.3 V Analog Supply for DAC Cores. |
| 78 | OUT1+ | DAC1 Positive Current Output. |
| 79 | OUT1- | DAC1 Negative Current Output. |
| 80 | LDO24 | 2.4 V LDO. Requires a $1 \mu \mathrm{~F}$ capacitor to ground. |
| 81 | CVDD12 | 1.2 V Clock Supply. Place bypass capacitors as near as possible to Pin 81. |
| 82 | LDO24 | 2.4V LDO. Requires a $1 \mu \mathrm{~F}$ capacitor to ground. |
| 83 | OUT0- | DAC0 Negative Current Output. |
| 84 | OUT0+ | DAC0 Positive Current Output. |
| 85 | AVDD33 | 3.3 V Analog Supply for DAC Cores. |
| 86 | I120 | Output Current Generation Pin for DAC Full-Scale Current. Tie a $4 \mathrm{k} \Omega$ resistor from the I120 pin to ground. |
| 87 | CVDD12 | 1.2 V Clock Supply. Place bypass capacitors as near as possible to Pin 87. |
| 88 | LDO_BYP2 | LDO Clock Bypass for DAC PLL. This pin requires a $1 \Omega$ resistor in series with a $1 \mu \mathrm{~F}$ capacitor to ground. |
|  | EPAD | Exposed Pad. The exposed pad must be securely connected to the ground plane. |

## TERMINOLOGY

## Integral Nonlinearity (INL)

INL is the maximum deviation of the actual analog output from the ideal output, determined by a straight line drawn from zero scale to full scale.
Differential Nonlinearity (DNL)
DNL is the measure of the variation in analog value, normalized to full scale, associated with a 1 LSB change in digital input code.

## Offset Error

Offset error is the deviation of the output current from the ideal of 0 mA . For OUTx,+ 0 mA output is expected when all inputs are set to 0 . For OUTx,- 0 mA output is expected when all inputs are set to 1 .

## Gain Error

Gain error is the difference between the actual and ideal output span. The actual span is determined by the difference between the output when the input is at its minimum code and the output when the input is at its maximum code.

## Output Compliance Range

The output compliance range is the range of allowable voltages at the output of a current output DAC. Operation beyond the maximum compliance limits can cause either output stage saturation or breakdown, resulting in nonlinear performance.

## Temperature Drift

Offset drift is a measure of how far from full-scale range (FSR) the DAC output current is at $25^{\circ} \mathrm{C}$ (in ppm). Gain drift is a measure of the slope of the DAC output current across its full ambient operating temperature range, $\mathrm{T}_{\mathrm{A}}$, (in $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ ).

## Power Supply Rejection (PSR)

PSR is the maximum change in the full-scale output as the supplies are varied from minimum to maximum specified voltages.

## Settling Time

Settling time is the time required for the output to reach and remain within a specified error band around its final value, measured from the start of the output transition.

## Spurious-Free Dynamic Range (SFDR)

SFDR is the difference, in decibels, between the peak amplitude of the output signal and the peak spurious signal within the dc to Nyquist frequency of the DAC. Typically, energy in this band is rejected by the interpolation filters. This specification, therefore, defines how well the interpolation filters work and the effect of other parasitic coupling paths on the DAC output.

## Signal-to-Noise Ratio (SNR)

SNR is the ratio of the rms value of the measured output signal to the rms sum of all other spectral components below the Nyquist frequency, excluding the first six harmonics and dc. The value for SNR is expressed in decibels.

## Interpolation Filter

If the digital inputs to the DAC are sampled at a multiple rate of $\mathrm{f}_{\text {DATA }}$ (interpolation rate), a digital filter can be constructed that has a sharp transition band near $\mathrm{f}_{\text {DATA }} / 2$. Images that typically appear around $\mathrm{f}_{\mathrm{DAC}}$ (output data rate) can be greatly suppressed.

## Adjacent Channel Leakage Ratio (ACLR)

ACLR is the ratio in decibels relative to the carrier ( dBc ) between the measured power within a channel relative to its adjacent channel.

## Complex Image Rejection

In a traditional two part upconversion, two images are created around the second IF frequency. These images have the effect of wasting transmitter power and system bandwidth. By placing the real part of a second complex modulator in series with the first complex modulator, either the upper or lower frequency image near the second IF can be rejected.

## Adjusted DAC Update Rate

The adjusted DAC update rate is defined as the DAC update rate divided by the smallest interpolating factor. For clarity on DACs with multiple interpolating factors, the adjusted DAC update rate for each interpolating factor may be given.

## Physical Lane

Physical Lane x refers to SERDINx $\pm$.
Logical Lane
Logical Lane x refers to physical lanes after optionally being remapped by the crossbar block (Register 0x308 to Register 0x30B).

## Link Lane

Link Lane x refers to logical lanes considered per link. When paging Link 0 (Register 0x300[2] = 0), Link Lane $\mathrm{x}=$ Logical Lane x . When paging Link 1 (Register $0 \times 300[2]=1$, dual-link only), Link Lane $x=$ Logical Lane $x+4$.

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 4. Single-Tone SFDR vs. fout in the First Nyquist Zone, $f_{D A C}=983 \mathrm{MHz}, 1228 \mathrm{MHz}$, and 1474 MHz


Figure 5. Single-Tone SFDR vs. fout in the First Nyquist Zone, $f_{\text {DAC }}=1966 \mathrm{MHz}$ and 2456 MHz


Figure 6. Single-Tone Second and Third Harmonics and Maximum Digital Spur in the First Nyquist Zone, $f_{D A C}=1966 \mathrm{MHz}, 0 \mathrm{~dB}$ Back Off


Figure 7. Single-Tone SFDR vs. fout in the First Nyquist Zone over Digital Back Off, $f_{D A C}=983 \mathrm{MHz}$


Figure 8. Single-Tone SFDR vs. fout in the First Nyquist Zone over Digital Back Off, $f_{D A C}=1966 \mathrm{MHz}$


Figure 9. Two-Tone Third IMD (IMD3) vs. fout, $f_{\text {DAC }}=983 \mathrm{MHz}, 1228 \mathrm{MHz}$, and 1474 MHz


Figure 10. Two-Tone Third IMD (IMD3) vs. fout, $f_{D A C}=1966 \mathrm{MHz}$ and 2456 MHz


Figure 11. Two-Tone Third IMD (IMD3) vs. fout over Digital Back Off, $f_{D A C}=983 \mathrm{MHz}$, Each Tone Is at -6dBFS


Figure 12. Two-Tone Third IMD (IMD3) vs. fout over Digital Back Off, $f_{D A C}=1966 \mathrm{MHz}$, Each Tone ls at -6 dBFS


Figure 13. Two-Tone Third IMD (IMD3) vs. fout over Tone Spacing at 0 dB Back Off, $f_{D A C}=983 \mathrm{MHz}$ and 1966 MHz


Figure 14. Single-Tone ( 0 dBFS ) NSD vs. fout, $f_{D A C}=983 \mathrm{MHz}, 1228 \mathrm{MHz}$, and 1474 MHz


Figure 15. Single-Tone (0 dBFS) NSD vs. fout, $f_{D A C}=1966 \mathrm{MHz}$ and 2456 MHz


Figure 16. Single-Tone NSD vs. fout over Digital Back Off,
$f_{D A C}=983 \mathrm{MHz}$


Figure 17. Single-Tone NSD vs. fout over Digital Back Off, $f_{D A C}=1966 \mathrm{MHz}$


Figure 18. Single-Tone NSD (O dBFS) vs. fout, $f_{D A C}=983 \mathrm{MHz}$ and 1966 MHz, PLL On and Off


Figure 19. Single-Tone Phase Noise vs. Offset Frequency over fout, $f_{D A C}=2.0 \mathrm{GHz}$, PLL On and Off


Figure 20. 1C WCDMA ACLR, $f_{\text {OUt }}=30 \mathrm{MHz}$,
$f_{D A C}=983 \mathrm{MHz}, 2 \times$ Interpolation, PLL Frequency $=122 \mathrm{MHz}$


1

Figure 21. 1 C WCDMA $A C L R, f_{\text {OUt }}=122 \mathrm{MHz}$,
$f_{\text {DAC }}=983 \mathrm{MHz}, 2 \times$ Interpolation, PLL Frequency $=122 \mathrm{MHz}$


Figure 22. 4C WCDMA ACLR, fout $=30 \mathrm{MHz}$
$f_{D A C}=983 \mathrm{MHz}, 2 \times$ Interpolation, PLL Frequency $=122 \mathrm{MHz}$


Figure 23. 4C WCDMA ACLR, $f_{\text {OUt }}=122 \mathrm{MHz}$,
$f_{\text {DAC }}=983 \mathrm{MHz}, 2 \times$ Interpolation, PLL Frequency $=122 \mathrm{MHz}$


Figure 24. 4C WCDMA ACLR, fout $=30 \mathrm{MHz}$, $f_{D A C}=1966 \mathrm{MHz}, 4 \times$ Interpolation, $P L$ Frequency $=245 \mathrm{MHz}$


Figure 25. 4C WCDMA ACLR, $f_{\text {OUt }}=245 \mathrm{MHz}$,
$f_{\text {DAC }}=1966 \mathrm{MHz}, 4 \times$ Interpolation, PLL Frequency $=245 \mathrm{MHz}$


Figure 26. Total Power Consumption vs. $f_{\text {DAC }}$ over Interpolation, 8 SERDES Lanes Enabled, 4DACs Enabled, NCO, Digital Gain, Inverse Sinc and DAC PLL Disabled


Figure 27. Power Consumption vs. foAC over Digital Functions


Figure 28. SVDD12 Current vs. Lane Rate over Number of SERDES Lanes and Supply Voltage Setting


Figure 29. DVDD12, CVDD12, PVDD12, and AVDD33 Supply Current vs. foAc over Supply Voltage Setting, 4 DACs Enabled

## THEORY OF OPERATION

The AD9144 is a 16-bit, quad DAC with a SERDES interface. Figure 2 shows a detailed functional block diagram of the AD9144. Eight high speed serial lanes carry data at a maximum speed of 12.4 Gbps , and a 1.06 GSPS input data rate to the DACs. Compared to either LVDS or CMOS interfaces, the SERDES interface simplifies pin count, board layout, and input clock requirements to the device.
The clock for the input data is derived from the device clock (required by the JESD204B specification). This device clock can be sourced with a PLL reference clock used by the on-chip PLL to generate a DAC clock or a high fidelity direct external DAC sampling clock. The device can be configured to operate in one-, two-, four-, or eight-lane modes, depending on the required input data rate. To add application flexibility, the quad DAC can be configured as a dual-link device with each JESD204B link providing data for a dual DAC pair.
The digital datapath of the AD9144 offers four interpolation modes ( $1 \times, 2 \times, 4 \times$, and $8 \times$ ) through three half-band filters with a maximum DAC sample rate of 2.8 GSPS. An inverse sinc filter is provided to compensate for sinc related roll-off.

The AD9144 DAC cores provide a fully differential current output with a nominal full-scale current of 20 mA . The full-scale
current, Ioutrs, is user adjustable to between 13.9 mA and 27.0 mA , typically. The differential current outputs are complementary and are optimized for easy integration with the Analog Devices ADRF6720 AQM. The AD9144 is capable of multichip synchronization that can both synchronize multiple DACs and establish a constant and deterministic latency (latency locking) path for the DACs. The latency for each of the DACs remains constant from link establishment to link establishment. An external alignment (SYSREF $\pm$ ) signal makes the AD9144 Subclass 1 compliant. Several modes of SYSREF $\pm$ signal handling are available for use in the system.
An SPI configures the various functional blocks and monitors their statuses. The various functional blocks and the data interface must be set up in a specific sequence for proper operation (see the Device Setup Guide section). Simple SPI initialization routines set up the JESD204B link and are included in the evaluation board package. The following sections describe the various blocks of the AD9144 in greater detail. Descriptions of the JESD204B interface, control parameters, and various registers to set up and monitor the device are provided. The recommended start-up routine reliably sets up the data link.

## SERIAL PORT OPERATION

The serial port is a flexible, synchronous serial communications port that allows easy interfacing with many industry-standard microcontrollers and microprocessors. The serial input/output (I/O) is compatible with most synchronous transfer formats, including both the Motorola SPI and Intel ${ }^{\circ}$ SSR protocols. The interface allows read/write access to all registers that configure the AD9144. MSB first or LSB first transfer formats are supported. The serial port interface can be configured as a 4 -wire interface or a 3-wire interface in which the input and output share a singlepin I/O (SDIO).


Figure 30. Serial Port Interface Pins
There are two phases to a communication cycle with the AD9144. Phase 1 is the instruction cycle (the writing of an instruction byte into the device), coincident with the first 16 SCLK rising edges. The instruction word provides the serial port controller with information regarding the data transfer cycle, Phase 2 of the communication cycle. The Phase 1 instruction word defines whether the upcoming data transfer is a read or write, along with the starting register address for the following data transfer.
A logic high on the $\overline{\mathrm{CS}}$ pin followed by a logic low resets the serial port timing to the initial state of the instruction cycle. From this state, the next 16 rising SCLK edges represent the instruction bits of the current I/O operation.

The remaining SCLK edges are for Phase 2 of the communication cycle. Phase 2 is the actual data transfer between the device and the system controller. Phase 2 of the communication cycle is a transfer of one or more data bytes. Eight $\times$ N SCLK cycles are needed to transfer N bytes during the transfer cycle. Registers change immediately upon writing to the last bit of each transfer byte, except for the frequency tuning word (FTW) and numerically controlled oscillator (NCO) phase offsets, which change only when the frequency tuning word FTW_UPDATE_REQ bit is set.

## DATA FORMAT

The instruction byte contains the information shown in Table 13.
Table 13. Serial Port Instruction Word

| $\mathrm{I}[15]$ (MSB) | $\mathrm{I}[14: 0]$ |
| :--- | :--- |
| $\mathrm{R} / \overline{\mathrm{W}}$ | $\mathrm{A}[14: 0]$ |

$\mathrm{R} / \overline{\mathrm{W}}$, Bit 15 of the instruction word, determines whether a read or a write data transfer occurs after the instruction word write. Logic 1 indicates a read operation, and Logic 0 indicates a write operation.
A14 to A0, Bit 14 to Bit 0 of the instruction word, determine the register that is accessed during the data transfer portion of the communication cycle. For multibyte transfers, $\mathrm{A}[14: 0]$ is the starting address. The remaining register addresses are generated by the device based on the ADDRINC bit. If ADDRINC is set high (Register 0x000, Bit 5 and Bit 2), multibyte SPI writes start on A [14:0] and increment by 1 every 8 bits sent/received. If ADDRINC is set to 0 , the address decrements by 1 every 8 bits.

## SERIAL PORT PIN DESCRIPTIONS

## Serial Clock (SCLK)

The serial clock pin synchronizes data to and from the device and runs the internal state machines. The maximum frequency of SCLK is 10 MHz . All data input is registered on the rising edge of SCLK. All data is driven out on the falling edge of SCLK.

## Chip Select ( $\overline{(C S})$

An active low input starts and gates a communication cycle. $\overline{\mathrm{CS}}$ allows more than one device to be used on the same serial communications lines. The SDIO pin goes to a high impedance state when this input is high. During the communication cycle, chip select must stay low.

## Serial Data I/O (SDIO)

This pin is a bidirectional data line. In 4-wire mode, this pin acts as the data input, and SDO acts as the data output.

## SERIAL PORT OPTIONS

The serial port can support both MSB first and LSB first data formats. This functionality is controlled by the LSBFIRST bit (Register 0x000, Bit 6 and Bit 1). The default is MSB first (LSBFIRST = 0).

When LSBFIRST $=0$ (MSB first), the instruction and data bits must be written from MSB to LSB. $\mathrm{R} / \overline{\mathrm{W}}$ is followed by $\mathrm{A}[14: 0$ ] as the instruction word, and $\mathrm{D}[7: 0]$ is the data-word. When LSBFIRST $=1$ (LSB first), the opposite is true. $\mathrm{A}[0: 14]$ is followed by $\mathrm{R} / \mathrm{W}$, which is subsequently followed by $\mathrm{D}[0: 7]$.
The serial port supports a 3-wire or 4-wire interface. When SDOACTIVE $=1$ (Register 0x000, Bit 4 and Bit 3), a 4 -wire interface with a separate input pin (SDIO) and output pin (SDO) is used. When SDOACTIVE $=0$, the SDO pin is unused and the SDIO pin is used for both input and output.

Multibyte data transfers can be performed as well. This is done by holding the $\overline{\mathrm{CS}}$ pin low for multiple data transfer cycles (eight SCLKs) after the first data transfer word following the instruction cycle. The first eight SCLKs following the instruction cycle read from or write to the register provided in the instruction cycle. For each additional eight SCLK cycles, the address is either incremented or decremented and the read/write occurs on the new register. The direction of the address can be set using ADDRINC (Register 0x000, Bit 5 and Bit 2). When ADDRINC is 1 , the multicycle addresses are incremented. When ADDRINC is 0 , the addresses are decremented. A new write cycle can always be initiated by bringing $\overline{\mathrm{CS}}$ high and then low again.

To prevent confusion and to ensure consistency between devices, the chip tests the first nibble following the address phase, ignoring the second nibble. This is completed independently from the LSB first bit and ensures that there are extra clock cycles following the soft reset bits (Register 0x000, Bit 0 and Bit 7). This only applies when writing to Register 0x000.


Figure 33. Timing Diagram for Serial Port Register Read


Figure 34. Timing Diagram for Serial Port Register Write

CHIP INFORMATION
Register 0x003 to Register 0x006 contain chip information, as shown in Table 14.
Table 14. Chip Information

| Information | Description |
| :--- | :--- |
| Chip Type | The product type is high speed DAC, which is represented by a code of 0x04 in Register 0x003. |
| Product ID | 8 MSBs in Register 0x005 and 8 LSBs in Register 0x004. The product ID is 0x9144. |
| Product Grade | Register 0x006[7:4]. The product grade is 0x00. |
| Device Revision | Register 0x006[3:0]. The device revision is 0x08. |

## DEVICE SETUP GUIDE

## OVERVIEW

The sequence of steps to properly set up the AD9144 is as follows:

1. Set up the SPI interface, power up necessary circuit blocks, make required writes to the configuration registers, and set up the DAC clocks (see the Step 1: Start Up the DAC section).
2. Set the digital features of the AD9144 (see the Step 2: Digital Datapath section).
3. Set up the JESD204B links (see the Step 3: Transport Layer section).
4. Set up the physical layer of the SERDES interface (see the Step 4: Physical Layer section).
5. Set up the data link layer of the SERDES interface (see the Step 5: Data Link Layer section).
6. Check for errors (see the Step 6: Optional Error Monitoring section).
7. Optionally, enable any needed features as described in the Step 7: Optional Features section.

The register writes listed in Table 15 to Table 21 give the register writes necessary to set up the AD9144. Consider printing out this setup guide and filling in the Value column with appropriate variable values for the conditions of the desired application.
The notation $0 x$, shaded in gray, indicates register settings that must be filled in by the user. To fill in the unknown register values, select the correct settings for each variable listed in the Variable column of Table 15 to Table 21. The Description column describes how to set variables or provides a link to a section where this is described.

## STEP 1: START UP THE DAC

This section describes how to set up the SPI interface, power up necessary circuit blocks, write required configuration registers, and set up the DAC clocks, as listed in Table 15.

Table 15. Power-Up and DAC Initialization Settings

| Addr. | $\begin{aligned} & \hline \text { Bit } \\ & \text { No. } \end{aligned}$ | Value ${ }^{1}$ | Variable | Description |
| :---: | :---: | :---: | :---: | :---: |
| 0x000 |  | 0xBD |  | Soft reset. |
| 0x000 |  | 0x3C |  | Deassert reset, set 4-wire SPI. |
| 0x011 |  | 0x |  |  |
|  | 7 | 0 |  | Power up band gap. |
|  | [6:3] |  | PdDACs | PdDACs $=0$ if all 4 DACs are being used. If not, see the DAC Power-Down Setup section. |
|  | 2 | 0 |  | Power up master DAC. |
| 0x080 |  | 0x | PdClocks | PdClocks $=0$ if all 4 DACs are being used. If not, see the DAC Power-Down Setup section. |
| 0x081 |  | 0x | PdSysref | PdSysref $=0 \times 00$ for Subclass 1 . PdSysref $=0 \times 10$ for Subclass 0 . See the Subclass Setup section for details on subclass. |

${ }^{1} 0 x$ denotes a register value that the user must fill in. See the Variable and Description columns for information on selecting the appropriate register value.

The registers in Table 16 must be written from their default values to be the values listed in the table for the device to work correctly. These registers must be written after any soft reset, hard reset, or power-up occurs.

Table 16. Required Device Configurations

| Addr. | Value | Description |
| :--- | :--- | :--- |
| $0 \times 12 D$ | $0 \times 8 B$ | Digital datapath configuration |
| $0 \times 146$ | $0 \times 01$ | Digital datapath configuration |
| $0 \times 2$ A4 | $0 \times F F$ | Clock configuration |
| $0 \times 232$ | $0 \times F F$ | SERDES interface configuration |
| $0 \times 333$ | $0 \times 01$ | SERDES interface configuration |

If using the optional DAC PLL, also set the registers in Table 17.
Table 17. Optional DAC PLL Configuration Procedure

| Addr. | Value ${ }^{1}$ | Variable | Description |
| :---: | :---: | :---: | :---: |
| 0x087 | 0x62 |  | Optimal DAC PLL loop filter settings |
| 0x088 | 0xC9 |  | Optimal DAC PLL loop filter settings |
| 0x089 | OxOE |  | Optimal DAC PLL loop filter settings |
| 0x08A | 0x12 |  | Optimal DAC PLL charge pump settings |
| 0x08D | 0x7B |  | Optimal DAC LDO settings for DAC PLL |
| 0x1B0 | 0x00 |  | Power DAC PLL blocks when power machine is disabled |
| 0x1B9 | 0x24 |  | Optimal DAC PLL charge pump settings |
| 0x1BC | 0x0D |  | Optimal DAC PLL VCO control settings |
| 0x1BE | 0x02 |  | Optimal DAC PLL VCO power control settings |
| 0x1BF | 0x8E |  | Optimal DAC PLL VCO calibration settings |
| 0x1C0 | 0x2A |  | Optimal DAC PLL lock counter length setting |
| 0x1C1 | 0x2A |  | Optimal DAC PLL charge pump setting |
| 0x1C4 | 0x7E |  | Optimal DAC PLL varactor settings |
| 0x08B | 0x | LODivMode | See the DAC PLL Setup section |
| 0x08C | 0x | RefDivMode | See the DAC PLL Setup section |
| 0x085 | 0x | BCount | See the DAC PLL Setup section |
| Various | 0x | LookUpVals | See Table 25 in the DAC PLL Setup section for the list of register addresses and values for each. |
| 0x083 | 0x10 |  | Enable DAC PLL ${ }^{2}$ |
| ${ }^{1}$ Ox denotes a register value that the user must fill in. See the Variable and Description columns for information on selecting the appropriate register value. <br> ${ }^{2}$ Verify that Register 0x084[1] reads back 1 after enabling the DAC PLL to indicate that the DAC PLL has locked. |  |  |  |

## AD9144

## STEP 2: DIGITAL DATAPATH

This section describes which interpolation filters to use and how to set the data format being used. Additional digital features are available including fine and coarse modulation, digital gain scaling, and an inverse sinc filter used to improve pass-band flatness. Table 22 provides further details on the feature blocks available.

Table 18. Digital Datapath Settings

| Addr. | Bit No. | Value $^{\mathbf{1}}$ | Variable | Description |
| :--- | :--- | :--- | :--- | :--- |
| $0 \times 112$ |  | $0 x$ | InterpMode | Select interpolation <br> mode; see the <br> Interpolation section. |
| $0 \times 110$ |  | $0 x$ |  |  |
|  | 7 |  | DataFmt | DataFmt $=0$ if twos <br> complement; <br> DataFmt = 1 if unsigned <br> binary. |

${ }^{1} 0 x$ denotes a register value that the user must fill in. See the Variable and Description columns for information on selecting the appropriate register value.

## STEP 3: TRANSPORT LAYER

This section describes how to set up the JESD204B links. The parameters are determined by the desired JESD204B operating mode. See the JESD204B Setup section for details.
Table 19 shows the register settings for the transport layer. If using dual-link mode, perform writes from Register 0x300 to Register 0x47D with CurrentLink $=0$ and then repeat the same set of register writes with CurrentLink $=1$ (Register 0x200 and Register 0x201 need only be written once).

Table 19. Transport Layer Settings

| Addr. | Bit No. | Value ${ }^{1}$ | Variable | Description |
| :---: | :---: | :---: | :---: | :---: |
| 0x200 |  | 0x00 |  | Power up the interface. |
| 0x201 |  | 0 x | UnusedLanes | See the JESD204B Setup section. |
| 0x300 |  | 0x |  |  |
|  | 6 |  | CheckSumMode | See the JESD204B Setup section for details on these variables. |
|  | 3 |  | DualLink |  |
|  | 2 |  | CurrentLink |  |
| 0x450 |  | 0x | DID | Set DID to match the device ID sent by the transmitter. |
| 0x451 |  | 0x | BID | Set BID to match the bank ID sent by the transmitter. |
| 0x452 |  | 0x | LID | Set LID to match the lane ID sent by the transmitter. |
| 0x453 |  | 0 x |  |  |
|  | 7 |  | Scrambling | See the JESD204B Setup section. |
|  | [4:0] |  | L-1 ${ }^{2}$ |  |
| 0x454 |  | 0 x | $\mathrm{F}-1^{2}$ | See the JESD204B Setup section. |
| 0x455 |  | 0x | $\mathrm{K}-1^{2}$ | See the JESD204B Setup section. |
| 0x456 |  | 0x | $\mathrm{M}-1^{2}$ | See the JESD204B Setup section. |
| 0x457 |  | 0x | $\mathrm{N}-1^{2}$ | $\mathrm{N}=16$. |
| 0x458 |  | 0x |  |  |
|  | 5 |  | Subclass | See the JESD204B Setup section. |
|  | [4:0] |  | NP - $1^{2}$ | NP = 16. |
| 0x459 |  | 0x |  |  |
|  | 5 |  | JESDVer | $\begin{aligned} & \text { JESDVer }=1 \text { for } \\ & \text { JESD204B, } \\ & \text { JESDVer = } 0 \text { for } \\ & \text { JESD204A. } \end{aligned}$ |
|  | [4:0] |  | $S-1{ }^{2}$ | See the JESD204B Setup section. |
| 0x45A |  | 0x |  |  |
|  | 7 |  | HD | See the JESD204B Setup section. |
|  | [4:0] | 0 | CF | CF must equal 0 . |
| 0x45D |  | 0x | Lane0Checksum | See the JESD204B Setup section. |
| 0x46C |  | 0 x | Lanes | Deskew lanes. See the JESD204B Setup section. |
| 0x476 |  | 0x | F | See the JESD204B Setup section. |
| 0x47D |  | 0x | Lanes | Enable lanes. |
| ${ }^{1} 0 x$ denotes a register value that the user must fill in. See the Variable and Description columns for information on selecting the correct register value. ${ }^{2}$ This JESD204B link parameter is programmed in $\mathrm{n}-1$ notation as noted. For example, if the setup requires $L=8$ ( 8 lanes per link), program $L-1$ or 7 into Register 0x453[4:0]. |  |  |  |  |

## STEP 4: PHYSICAL LAYER

This section describes how to set up the physical layer of the SERDES interface. In this section, the input termination settings are configured along with the CDR sampling and SERDES PLL.

Table 20. Device Configurations and Physical Layer Settings

| Addr. | $\begin{aligned} & \text { Bit } \\ & \text { No. } \end{aligned}$ | Value ${ }^{1}$ | Variable | Description |
| :---: | :---: | :---: | :---: | :---: |
| 0x2AA |  | 0xB7 |  | SERDES interface termination setting |
| 0x2AB |  | 0x87 |  |  |
| 0x2B1 |  | 0xB7 |  | SERDES interface termination setting |
| 0x2B2 |  | 0x87 |  |  |
| 0x2A7 |  | 0x01 |  | Autotune PHY setting |
| 0x2AE |  | 0x01 |  | Autotune PHY setting |
| 0x314 |  | 0x01 |  | SERDES SPI configuration |
| 0x230 |  | 0 x |  |  |
|  | 5 |  | Halfrate | Set up CDR; see the SERDES Clocks Setup section |
|  | [4:2] | 0x2 |  | SERDES PLL default configuration |
|  | 1 |  | OvSmp | Set up CDR; see the SERDES Clocks Setup section |
| 0x206 |  | 0x00 |  | Reset CDR |
| 0x206 |  | 0x01 |  | Release CDR reset |
| 0x289 |  | 0 x |  |  |
|  | 2 | 1 |  | SERDES PLL configuration |
|  | [1:0] |  | PLLDiv | Set CDR oversampling for PLL; see the SERDES Clocks Setup section |
| 0x284 |  | 0x62 |  | Optimal SERDES PLL loop filter |
| 0x285 |  | 0xC9 |  | Optimal SERDES PLL loop filter |
| 0x286 |  | 0x0E |  | Optimal SERDES PLL loop filter |
| 0x287 |  | 0x12 |  | Optimal SERDES PLL charge pump |
| 0x28A |  | 0x7B |  | Optimal SERDES PLL VCO LDO |
| 0x28B |  | 0x00 |  | Optimal SERDES PLL configuration |
| 0x290 |  | 0x89 |  | Optimal SERDES PLL VCO varactor |
| 0x294 |  | 0×24 |  | Optimal SERDES PLL charge pump |
| 0×296 |  | 0x03 |  | Optimal SERDES PLL VCO |
| 0x297 |  | 0x0D |  | Optimal SERDES PLL VCO |
| 0x299 |  | 0x02 |  | Optimal SERDES PLL configuration |
| 0x29A |  | 0x8E |  | Optimal SERDES PLL VCO varactor |
| 0x29C |  | 0x2A |  | Optimal SERDES PLL charge pump |
| 0x29F |  | 0x78 |  | Optimal SERDES PLL VCO varactor |
| 0x2A0 |  | 0x06 |  | Optimal SERDES PLL VCO varactor |
| 0x280 |  | 0x01 |  | Enable SERDES PLL ${ }^{2}$ |
| 0x268 |  | 0 x |  |  |
|  | [7:6] |  | EqMode | See the Equalization Mode Setup section |
|  | [5:0] | 0x22 |  | Required value (default) |

[^2]
## STEP 5: DATA LINK LAYER

This section describes how to set up the data link layer of the SERDES interface. This section deals with SYSREF processing, setting deterministic latency, and establishing the link.

Table 21. Data Link Layer Settings

| Addr. | Bit No. | Value ${ }^{1}$ | Variable | Description |
| :---: | :---: | :---: | :---: | :---: |
| 0x301 |  | 0x | Subclass | See the JESD204B Setup section. |
| 0x304 |  | 0x | LMFCDel | See the Link Latency Setup section. |
| 0x305 |  | 0x | LMFCDel | See the Link Latency section. |
| 0x306 |  | 0x | LMFCVar | See the Link Latency Setup section. |
| 0x307 |  | 0x | LMFCVar | See the Link Latency Setup section. |
| 0x03A |  | $0 \times 01$ |  | Set sync mode $=$ one-shot sync; see the Syncing LMFC Signals section for other sync options. |
| 0x03A |  | 0x81 |  | Enable the sync machine. |
| 0x03A |  | 0xC1 |  | Arm the sync machine. |
| SYSREF $\pm$ Signal |  |  |  | If Subclass = 1, ensure that at least one SYSREF $\pm$ edge is sent to the device. ${ }^{2}$ |
| $\begin{aligned} & 0 \times 308 \\ & \text { to } \\ & 0 \times 30 B \end{aligned}$ |  | 0x | XBarVals | If remapping lanes, set up crossbar; see the Crossbar Setup section. |
| 0x334 |  | 0x | InvLanes | Invert polarity of desired logical lanes. Bit x of InvLanes must be a 1 for each Logical Lane x to invert. |
| 0x300 |  | 0x |  | Enable the links. |
|  | 6 |  | CheckSumMode | See the JESD204B Setup section. |
|  | 3 |  | DualLink |  |
|  | 2 |  | CurrentLink | Set to 0 to access Link 0 status or 1 for Link 1 status readbacks. See the JESD204B Setup section. |
|  | [1:0] |  | EnLinks | EnLinks $=3$ if <br> DualLink $=1$ <br> (enables Link 0 and <br> Link 1); <br> EnLinks $=1$ if <br> DualLink $=0$ (enables Link 0 only). |

${ }^{1} 0 x$ denotes a register value that the user must fill in. See the Variable and Description columns for information on selecting the correct register value.
${ }^{2}$ Verify that Register 0x03B[3] reads back 1 after sending at least one SYSREF $\pm$ edge to the device to indicate that the LMFC sync machine has properly locked.

## STEP 6: OPTIONAL ERROR MONITORING

For JESD204B error monitoring, see the JESD204B Error Monitoring section. For other error checks, see the Interrupt Request Operation section.

## STEP 7: OPTIONAL FEATURES

There are a number of optional features that can be enabled. Table 22 provides links to the sections describing each feature. These features can be enabled during the digital datapath configuration step or after the link is set up, because it is not required to configure them for the link to be established, unlike interpolation. Unless otherwise noted, these features are paged as described in the Dual Paging section. Paging is particularly important for dual specific settings like digital gain, phase adjust, and dc offset.

Table 22. Optional Features

| Feature | Default | Description |
| :--- | :--- | :--- |
| Digital <br> Modulation | Off | Modulates the data with a desired <br> carrier. See the Digital Modulation <br> section. |
| Inverse Sinc | On | Improves pass-band flatness. See <br> the Inverse Sinc section. <br> Multiplies data by a factor. Can <br> compensate inverse sinc usage or <br> balance I/Q amplitude. See the |
| Phase Adjust | Off | Digital Gain section. <br> Used to balance I/Q phase. See the <br> Phase Adjust section. <br> Used to cancel LO leakage. See the <br> DC Offset section. <br> DC Off |
| Off | 0 | Used to control overall latency. See <br> the Group Delay section. |
| Downstream | Off | Used to protect downstream <br> components. See the Downstream <br> Protection section. <br> Protection |
| Self Calibration | Off | Used to improve DAC linearity. Not <br> paged by the dual paging register. <br> See the Self Calibration section. |

## DAC PLL SETUP

This section explains how to select the appropriate LODivMode, RefDivMode, and BCount in the Step 1: Start Up the DAC section. These parameters depend on the desired DAC clock frequency ( $f_{\text {DACCLK }}$ ) and DAC reference clock frequency ( $f_{\text {REF }}$ ). When using the DAC PLL, the reference clock signal is applied to the CLK $\pm$ differential pins ( $\operatorname{Pin} 2$ and $\operatorname{Pin} 3$ ).

Table 23. DAC PLL LODivMode Settings

| DAC Frequency Range (MHz) | LODivMode, <br> Register 0x08B[1:0] |
| :--- | :--- |
| 1500 to 2800 | 1 |
| 750 to 1500 | 2 |
| 420 to 750 | 3 |

Table 24. DAC PLL RefDivMode Settings

| DAC PLL Reference <br> Frequency (fREF) (MHz) | Divide by <br> (RefDivFactor) | RefDivMode, <br> Register 0x08C[2:0] |
| :--- | :--- | :--- |
| 35 to 80 | 1 | 0 |
| 80 to 160 | 2 | 1 |
| 160 to 320 | 4 | 2 |
| 320 to 640 | 8 | 3 |
| 640 to 1000 | 16 | 4 |

The VCO frequency ( fvco ) is related to the DAC clock frequency according to the following equation:

$$
f_{V C O}=f_{\text {DACCLK }} \times 2^{\text {LODivMode }+1}
$$

where $6 \mathrm{GHz} \leq \mathrm{f}_{\mathrm{vco}} \leq 12 \mathrm{GHz}$.
BCount must be between 6 and 127 and is calculated based on $f_{\text {DACCLK }}$ and $f_{\text {REF }}$ as follows:

$$
\text { BCount }=\text { floor }\left(\left(f_{\text {DACCLK }}\right) /\left(2 \times f_{\text {REF }} / \text { RefDivFactor }\right)\right)
$$

where RefDivFactor $=2^{\text {RefDivMode }}$ (see Table 24).
Finally, to finish configuring the DAC PLL, set the VCO control registers up as described in Table 25 based on the VCO frequency ( $\mathrm{fvco}^{\text {) . Write the registers listed in the table with the }}$ corresponding LookUpVals.

Table 25. VCO Control Lookup Table Reference

|  | Register | Register | Register <br> VCO Frequency |
| :--- | :--- | :--- | :--- |
| 0x1B5 <br> Range (GHz) | 0x1BB <br> Setting | Setting | Setting |
| $\mathrm{fvco}^{<6.3}$ | $0 \times 08$ | $0 \times 03$ | $0 \times 07$ |
| $6.3 \leq \mathrm{fvco}^{2}<7.25$ | $0 \times 09$ | $0 \times 03$ | $0 \times 06$ |
| $\mathrm{f}_{\mathrm{vco}} \geq 7.25$ | $0 \times 09$ | $0 \times 13$ | $0 \times 06$ |

For more information on the DAC PLL, see the DAC Input Clock Configurations section.

## INTERPOLATION

The transmit path can use zero to three cascaded interpolation filters, which each provides a $2 \times$ increase in output data rate and a low-pass function. Table 26 shows the different interpolation modes and the respective usable bandwidth along with the maximum $f_{\text {DATA }}$ rate attainable.

Table 26. Interpolation Modes and Their Usable Bandwidth

| Interpolation <br> Mode | InterpMode | Usable <br> Bandwidth | Max fDATA $($ MHz $)$ |
| :--- | :--- | :--- | :--- |
| $1 \times$ (bypass) | $0 \times 00$ | $0.5 \times f_{\text {DATA }}$ | $1060($ SERDES |
|  |  |  | limited) <br> $2 \times$ |
|  | $0 \times 01$ | $0.4 \times f_{\text {DATA }}$ | 1060 (SERDES |
|  |  |  | limited) |
| $4 \times$ | $0 \times 03$ | $0.4 \times f_{\text {DATA }}$ | 700 |
| $8 \times$ | $0 \times 04$ | $0.4 \times f_{\text {DATA }}$ | 350 |

The usable bandwidth is defined for $1 \times, 2 \times, 4 \times$, and $8 \times$ modes as the frequency band over which the filters have a pass-band ripple of less than $\pm 0.001 \mathrm{~dB}$ and an image rejection of greater than 85 dB . For more information, see the Interpolation Filters section.

## JESD204B SETUP

This section explains how to select a JESD204B operating mode for a desired application. This section defines appropriate values for CheckSumMode, UnusedLanes, DualLink, CurrentLink, Scrambling, L, F, K, M, N, NP, Subclass, S, HD, Lane0Checksum, and Lanes needed for the Step 3: Transport Layer section.
Note that DualLink, Scrambling, L, F, K, M, N, NP, S, HD, and Subclass must be set the same on the transmit side.

For a summary of how a JESD204B system works and what each parameter means, see the JESD204B Serial Data Interface section.

## Available Operating Modes

Table 27. JESD204B Operating Modes (Single-Link Only)

| Parameter | Mode |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
|  | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{2}$ | $\mathbf{3}$ |
| M (Converter Count) | 4 | 4 | 4 | 4 |
| L (Lane Count) | 8 | 8 | 4 | 2 |
| S ((Samples per Converter) per Frame) | 1 | 2 | 1 | 1 |
| F ((Octets per Frame) per Lane) | 1 | 2 | 2 | 4 |

Table 28. JESD204B Operating Modes (Single- or Dual-Link)

| Parameter | Mode |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  | $\mathbf{4}$ | $\mathbf{5}$ | $\mathbf{6}$ | $\mathbf{7}$ | $\mathbf{9}$ | $\mathbf{1 0}$ |
| M (Converter Count) | 2 | 2 | 2 | 2 | 1 | 1 |
| L (Lane Count) | 4 | 4 | 2 | 1 | 2 | 1 |
| S ((Samples per Converter) per Frame) | 1 | 2 | 1 | 1 | 1 | 1 |
| F ((Octets per Frame) per Lane) | 1 | 2 | 2 | 4 | 1 | 2 |

For a particular application, the number of converters to use (M) and the $\mathrm{f}_{\text {DATA }}$ (DataRate) are known. The LaneRate and number of lanes (L) can be traded off as follows:

```
DataRate =(DACRate)/(InterpolationFactor)
LaneRate = (20\times DataRate }\timesM)/
```

where LaneRate is between 1.44 Gbps and 12.4 Gbps.
Octets per frame per lane ( F ) and samples per convertor per frame ( S ) define how the data is packed. If $\mathrm{F}=1$, the high density setting must be set to one ( $\mathrm{HD}=1$ ). Otherwise, set $\mathrm{HD}=0$.

Converter resolution and bits per sample ( N and NP ) must both be set to 16 . Frames per multiframe (K) must be set to 32 for Mode 0 , Mode 4 and Mode 9. Other modes can use either $\mathrm{K}=16$ or $\mathrm{K}=32$.

## DualLink

DualLink sets up two independent JESD204B links, which allows each link to be reset independently. If this functionality is desired, set DualLink to 1 ; if a single link is desired, set DualLink to 0 . Note that Link 0 and Link 1 must have identical parameters. The operating modes available when using dual-link mode are shown in Table 28. In addition to these operating modes, the modes in Table 28 can also be used when using single-link mode.

## Scrambling

Scrambling is a feature that makes the spectrum of the link data independent. This avoids spectral peaking and provides some protection against data dependent errors caused by frequency selective effects in the electrical interface. Set to 1 if scrambling is being used, or to 0 if it is not.

## Subclass

Subclass determines whether the latency of the device is deterministic, meaning it requires an external synchronization signal. See the Subclass Setup section for more information.

## CurrentLink

Set CurrentLink to either 0 or 1 depending on whether Link 0 or Link 1, respectively, needs to be configured.

## Lanes

Lanes is used to enable and deskew particular lanes in two thermometer coded registers.

$$
\text { Lanes }=\left(2^{L}\right)-1 .
$$

## UnusedLanes

UnusedLanes is used to turn off unused circuit blocks to save power. Each physical lane that is not being used (SERDINx $\pm$ ) must be powered off by writing a 1 to the corresponding bit of Register 0x201.
For example, if using Mode 6 in dual-link mode and sending data on SERDIN0 $\pm$, SERDIN1 $\pm$, SERDIN4 $\pm$, and SERDIN5 $\pm$, set UnusedLanes $=0 \times \mathrm{xCC}$ to power off Physical Lane 2, Lane 3, Lane 6, and Lane 7.

## CheckSumMode

CheckSumMode must match the checksum mode used on the transmit side. If the checksum used is the sum of fields in the link configuration table, CheckSumMode $=0$. If summing the registers containing the packed link configuration fields, CheckSumMode $=1$. For more information on the how to calculate the two checksum modes, see the Lane0Checksum section.

## Lane0Checksum

Lane0Checksum can be used for error checking purposes to ensure that the transmitter is set up as expected. Both CheckSumMode calculations use the fields contained in Register 0x450 to Register 0x45A. Select whether to sum by fields or by registers, matching the setting on the transmitter.

If CheckSumMode $=0$, the summation is computed by fields. The checksum is the lower 8 bits of the sum of the DID,
ADJCNT, BID, ADJDIR, PHADJ, LID, Scrambling, L-1, F - 1, $\mathrm{K}-1, \mathrm{M}-1, \mathrm{CS}, \mathrm{N}-1$, Subclass, $\mathrm{NP}-1$, JESDVer, $\mathrm{S}-1$, HD, and $C F$ variables.

If CheckSumMode $=1$, the summation is computed by registers. The checksum is the sum of Register 0x450 to Register 0x45A, Modulo 256.

## DAC Power-Down Setup

As described in the Step 1: Start Up the DAC section, PdDACs must be set to 0 if all 4 converters are being used. If fewer than four converters are being used, the unused converters must be powered down. Table 29 can be used to determine which DACs are powered down based on the number of converters per link $(\mathrm{M})$ and whether the device is in DualLink mode.

Table 29. DAC Power-Down Configuration Settings

| M (Converters <br> per link) | DualLink | DACs to Power Down |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  | $\mathbf{1}$ | $\mathbf{2}$ | $\mathbf{3}$ | PdDACs |  |
| 1 |  | 0 | 1 | 1 | 1 | $0 b 0111$ |
| 1 | 1 | 0 | 1 | 0 | 1 | $0 b 0101$ |
| 2 | 0 | 0 | 0 | 1 | 1 | $0 b 0011$ |
| 2 | 1 | 0 | 0 | 0 | 0 | $0 b 0000$ |
| 4 | 0 | 0 | 0 | 0 | 0 | $0 b 0000$ |

## PdClocks

If both DACs in DAC Dual B (DAC2 and DAC3) are powered down, the clock for DAC Dual B can be powered down. In this case, PdClocks $=0 \times 40$; if not, PdClocks $=0 \times 00$.

## SERDES CLOCKS SETUP

This section describes how to select the appropriate Halfrate, OvSmp, and PLLDiv settings in the Step 4: Physical Layer section. These parameters depend solely on the lane rate (the lane rate is established in the JESD204B Setup section).

Table 30. SERDES Lane Rate Configuration Settings

| Lane Rate (Gbps) | Halfrate | OvSmp | PLLDiv |
| :--- | :--- | :--- | :--- |
| 1.44 to 3.1 | 0 | 1 | 2 |
| 2.88 to 6.2 | 0 | 0 | 1 |
| 5.75 to 12.4 | 1 | 0 | 0 |

Halfrate and OvSmp set how the clock detect and recover (CDR) circuit sample. See the SERDES PLL section for an explanation of how that circuit blocks works and the role of PLLDiv in the block.

## EQUALIZATION MODE SETUP

Set EqMode $=1$ for a low power setting. Select this mode if the insertion loss in the printed circuit board (PCB) is less than 12 dB . For insertion losses greater than 12 dB , but less than 17.5 dB , set $\mathrm{EqMode}=0$. More details can be found in the Equalization section.

## LINK LATENCY SETUP

This section describes the steps necessary to guarantee multichip deterministic latency in Subclass 1 and to guarantee synchronization of links within a device in Subclass 0. Use this section to fill in LMFCDel, LMFCVar, and Subclass in the Step 5: Data Link Layer section. For more information, see the Syncing LMFC Signals section.

## Subclass Setup

The AD9144 supports JESD204B Subclass 0 and Subclass 1 operation.

## Subclass 1

This mode gives deterministic latency and allows links to be synced to within $1 / 2$ DAC clock periods. It requires an external SYSREF $\pm$ signal that is accurately phase aligned to the DAC clock.

## Subclass 0

This mode does not require any signal on the SYSREF $\pm$ pins (the pins can be left disconnected).

Subclass 0 still requires that all lanes arrive within the same LMFC cycle and that the dual DACs must be synchronized to each other (they are synchronized to an internal clock instead of to the SYSREF $\pm$ signal).
Set Subclass to 0 or 1 as desired.

## Link Delay Setup

LMFCVar and LMFCDel are used to impose delays such that all lanes in a system arrive in the same LMFC cycle.

The unit used internally for delays is the period of the internal processing clock (PClock), whose rate is $1 / 40^{\text {th }}$ the lane rate.

Delays that are not in PClock cycles must be converted before they are used.
Some useful internal relationships are defined as follows:
PClockPeriod = 40/LaneRate

The PClockPeriod can be used to convert from time to PClock cycles when needed.

$$
\text { PClockFactor }=4 / F \text { (frames per PClock) }
$$

The PClockFactor is used to convert from units of PClock cycles to frame clock cycles, which is needed to set LMFCDel in Subclass 1.
PClocksPerMF = K/PClockFactor (PClocks per LMFC cycle)
where PClocksPerMF is the number or PClock cycles in a multiframe cycle.

The values for PClockFactor and PClockPerMF are given per JESD mode in Table 31 and Table 32.

Table 31. PClockFactor and PClockPerMF per LMFC

| JESD Mode ID | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{2}$ | $\mathbf{3}$ |
| :--- | :--- | :--- | :--- | :--- |
| PClockFactor | 4 | 2 | 2 | 1 |
| PClockPerMF $(\mathrm{K}=32)$ | 8 | 16 | 16 | 32 |
| PClockPerMF $(\mathrm{K}=16)$ | $\mathrm{N} / \mathrm{A}^{1}$ | 8 | 8 | 16 |

${ }^{1} \mathrm{~N} / \mathrm{A}$ means not applicable.
Table 32. PClockFactor and PClockPerMF per LMFC

| JESD Mode ID | $\mathbf{4}$ | $\mathbf{5}$ | $\mathbf{6}$ | $\mathbf{7}$ | $\mathbf{9}$ | $\mathbf{1 0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| PClockFactor | 4 | 2 | 2 | 1 | 4 | 2 |
| PClockPerMF $(\mathrm{K}=32)$ | 8 | 16 | 16 | 32 | 8 | 16 |
| PClockPerMF $(\mathrm{K}=16)$ | N/A ${ }^{1}$ | 8 | 8 | 16 | N/A ${ }^{1}$ | 8 |

${ }^{1} \mathrm{~N} /$ A means not applicable.

## With Known Delays

With information about all the system delays, LMFCVar and LMFCDel can be calculated directly.

RxFixed (the fixed receiver delay in PClock cycles) and RxVar (the variable receiver delay in PClock cycles) can be found in Table 8. TxFixed (the fixed transmitter delay in PClock cycles) and TxVar (the variable receiver delay in PClock cycles) can be found in the data sheet of the transmitter used. PCBFixed (the fixed PCB trace delay in PClock cycles) can be extracted from software; because this is generally much smaller than a PClock cycle, it can also be omitted. For both the PCB and transmitter delays, convert the delays into PClock cycles.
For each lane

$$
\begin{aligned}
& \text { MinDelayLane }=\text { floor }(\text { RxFixed }+ \text { TxFixed }+ \text { PCBFixed }) \\
& \text { MaxDelayLane }=\text { ceiling }(\text { RxFixed }+ \text { RxVar }+ \text { TxFixed }+ \\
& \text { TxVar }+ \text { PCBFixed }))
\end{aligned}
$$

where:
MinDelay is the minimum of all MinDelayLane values across lanes, links, and devices.
MaxDelay is the maximum of all MaxDelayLane values across lanes, links, and devices.

For safety, add a guard band of 1 PClock cycle to each end of the link delay as in the following equations:

$$
\text { LMFCVar }=(\text { MaxDelay }+1)-(\text { MinDelay }-1)
$$

Note that if LMFCVar must be more than 10, the AD9144 is unable to tolerate the variable delay in the system.
For Subclass 1

$$
\text { LMFCDel }=((\text { MinDelay }-1) \times \text { PClockFactor }) \% K
$$

For Subclass 0

$$
\text { LMFCDel }=(\text { MinDelay }-1) \% \text { PClockPerMF }
$$

Program the same LMFCDel and LMFCVar across all links and devices.

See the Link Delay Setup Example, with Known Delays section for an example calculation.

## Without Known Delays

If comprehensive delay information is not available or known, the AD9144 can read back the link latency between the LMFC $_{R X}$ and the last arriving LMFC boundary in PClock cycles. This information is then used to calculate LMFCVar and LMFCDel.

For each link (on each device)

1. Power up the board.
2. Follow the steps in Table 15 through Table 21 of the Device Setup Guide.
3. Set the subclass and perform a sync. For one-shot sync, perform the writes in Table 33. See the Syncing LMFC Signals section for alternate sync modes.
4. Record DYN_LINK_LATENCY_0 (Register 0x302) as a value of Delay for that link and power cycle.
5. Record DYN_LINK_LATENCY_1 (Register 0x303) as a value of Delay for that link and power cycle the system.

Repeat Step 1 to Step 5 twenty times for each device in the system. Keep a single list of the Delay values across all runs and devices.

Table 33. Register Configuration and Procedure for OneShot Sync

| Addr. | Bit. No. | Value ${ }^{1}$ | Variable | Description |
| :---: | :---: | :---: | :---: | :---: |
| 0x301 |  | 0x | Subclass | Set subclass |
| 0x03A |  | 0x01 |  | Set sync mode to one-shot sync |
| 0x03A |  | 0x81 |  | Enable the sync machine |
| 0x03A |  | 0xC1 |  | Arm the sync machine |
| SYSREF $\pm$ <br> Signal |  |  |  | If Subclass = 1 , ensure that at least one SYSREF $\pm$ edge is sent to the device. |
| 0x300 |  | 0x |  | Enable the links |
|  | 6 |  | CheckSumMode | See the JESD204B Setup section |
|  | 3 |  | DualLink | See the JESD204B Setup section |
|  | 2 |  | CurrentLink | Set to 0 to access Link 0 status or 1 for Link 1 status readbacks. See the JESD204B Setup section. |
|  | [1:0] |  | EnLinks | EnLinks $=3$ if in DualLink mode to enable Link 0 and Link 1; EnLinks = 1 if not in DualLink mode to enable Link 0 |

${ }^{1} 0 x$ denotes a register value that the user must fill in. See the Variable and Description columns for information on selecting the appropriate register value.

The list of delay values is used to calculate LMFCDel and LMFCVar; however, first some of the delay values may need to be remapped.
The maximum possible value for DYN_LINK_LATENCY_x is one less than the number of PClocks in a multiframe (PClocksPerMF). It is possible that a rollover condition may be encountered, meaning the set of recorded Delay values might roll over the edge of a multiframe. If so, Delay values may be near both 0 and PClocksPerMF. If this occurs, add PClocksPerMF to the set of values near 0 .
For example, for Delay value readbacks of $6,7,0$, and 1 , the 0 and 1 Delay values must be remapped to 8 and 9 , making the new set of Delay values $6,7,8$, and 9 .

Across power cycles, links, and devices

- MinDelay is the minimum of all Delay measurements
- MaxDelay is the maximum of all Delay measurements

For safety, a guard band of 1 PClock cycle is added to each end of the link delay and calculate LMFCVar and LMFCDel with the following equation:

$$
\text { LMFCVar }=(\text { MaxDelay }+1)-(\text { MinDelay }-1)
$$

Note that if LMFCVar must be more than 10, the AD9144 is unable to tolerate the variable delay in the system.
For Subclass 1
LMFCDel $=(($ MinDelay -1$) \times$ PClockFactor $) \% K$
For Subclass 0

$$
\text { LMFCDel }=(\text { MinDelay }-1) \% \text { PClockPerMF }
$$

Program the same LMFCDel and LMFCVar across all links and devices.
See the Link Delay Setup Example, Without Known Delay section for an example calculation.

## CROSSBAR SETUP

Register 0x308 to Register 0x30B allow arbitrary mapping of physical lanes (SERDINx $\pm$ ) to logical lanes used by the SERDES deframers.

Table 34. Crossbar Registers

| Address | Bits | Logical Lane |
| :--- | :--- | :--- |
| $0 \times 308$ | $[2: 0]$ | LOGICAL_LANEO_SRC |
| $0 \times 308$ | $[5: 3]$ | LOGICAL_LANE1_SRC |
| $0 \times 309$ | $[2: 0]$ | LOGICAL_LANE2_SRC |
| $0 \times 309$ | $[5: 3]$ | LOGICAL_LANE3_SRC |
| $0 \times 30 A$ | $[2: 0]$ | LOGICAL_LANE4_SRC |
| $0 \times 30 A$ | $[5: 3]$ | LOGICAL_LANE5_SRC |
| $0 \times 30 B$ | $[2: 0]$ | LOGICAL_LANE6_SRC |
| $0 \times 30 B$ | $[5: 3]$ | LOGICAL_LANE7_SRC |

Write each LOGICAL_LANEy_SRC with the number ( x ) of the desired physical lane (SERDINx $\pm$ ) from which to obtain data. By default, all logical lanes use the corresponding physical lane as their data source. For example, by default LOGICAL_LANE0_ $S R C=0$, meaning that Logical Lane 0 receives data from Physical Lane 0 (SERDIN0 $\pm$ ). If instead the user wants to use SERDIN4 $\pm$ as the source for Logical Lane 0 , the user must write LOGICAL_LANE0_SRC $=4$.

## JESD204B SERIAL DATA INTERFACE JESD204B OVERVIEW

The AD9144 has eight JESD204B data ports that receive data. The eight JESD204B ports can be configured as part of a single JESD204B link or as part of two separate JESD204B links (duallink mode) that share a single system reference (SYSREF $\pm$ ) and device clock (CLK $\pm$ ).

The JESD204B serial interface hardware consists of three layers: the physical layer, the data link layer, and the transport layer. These sections of the hardware are described in subsequent sections, including information for configuring every aspect of the interface. Figure 35 shows the communication layers implemented in the AD9144 serial data interface to recover the clock and deserialize, descramble, and deframe the data before it is sent to the digital signal processing section of the device.
The physical layer is responsible for establishing a reliable channel between the transmitter and the receiver, the data link layer is responsible for unpacking the data into octets and descrambling the data, and the transport layer receives the descrambled JESD204B frames and converts them to DAC samples.
There are a number of JESD204B parameters (L, F, K, M, N, NP, S, HD, and Scrambling) that define how the data is packed and tell the device how to turn the serial data into samples. These parameters are defined in detail in the Transport Layer section.

Only certain combinations of parameters are supported. Each supported combination is called a mode. In total, there are 10 single-link modes supported by the AD9144, as described in Table 35. In dual-link mode, there are six supported modes, as described in Table 36. Each of these tables shows the associated clock rates when the lane rate is 10 Gbps .
For a particular application, the number of converters to use (M) and the DataRate are known. The LaneRate and number of lanes (L) can be traded off as follows:

> DataRate $=($ DACRate $) /($ InterpolationFactor $)$
> LaneRate $=(20 \times$ DataRate $\times M) / L$
where LaneRate must be between 1.44 Gbps and 12.4 Gbps .
Achieving and recovering synchronization of the lanes is very important. To simplify the interface to the transmitter, the AD9144 designates a master synchronization signal for each JESD204B link. In single-link mode, SYNCOUT0 $\pm$ is used as the master signal for all lanes; in dual-link mode, $\overline{\text { SYNCOUT0 } \pm \text { is used }}$ as the master signal for Link 0 , and $\overline{\text { SYNCOUT1 } \pm}$ is used as the master signal for Link 1. If any lane in a link loses synchronization, a resynchronization request is sent to the transmitter via the synchronization signal of the link. The transmitter stops sending data and instead sends synchronization characters to all lanes in that link until resynchronization is achieved.


Table 35. Single-Link JESD204B Operating Modes

| Parameter | Mode |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 9 | 10 |
| M (Converter Counts) | 4 | 4 | 4 | 4 | 2 | 2 | 2 | 2 | 1 | 1 |
| L (Lane Counts) | 8 | 8 | 4 | 2 | 4 | 4 | 2 | 1 | 2 | 1 |
| S (Samples per Converter per Frame) | 1 | 2 | 1 | 1 | 1 | 2 | 1 | 1 | 1 | 1 |
| F (Octets per Frame per Lane) | 1 | 2 | 2 | 4 | 1 | 2 | 2 | 4 | 1 | 2 |
| Example Clocks for 10 Gbps Lane Rate |  |  |  |  |  |  |  |  |  |  |
| PClock (MHz) | 250 | 250 | 250 | 250 | 250 | 250 | 250 | 250 | 250 | 250 |
| Frame Clock (MHz) | 1000 | 500 | 500 | 250 | 1000 | 500 | 500 | 250 | 1000 | 500 |
| Sample Clock (MHz) | 1000 | 1000 | 500 | 250 | 1000 | 1000 | 500 | 250 | 1000 | 500 |

Table 36. Dual-Link JESD204B Operating Modes for Link 0 and Link 1

| Parameter | Mode |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 4 | 5 | 6 | 7 | 9 | 10 |
| M (Converter Counts) | 2 | 2 | 2 | 2 | 1 | 1 |
| L (Lane Counts) | 4 | 4 | 2 | 1 | 2 | 1 |
| S (Samples per Converter per Frame) | 1 | 2 | 1 | 1 | 1 | 1 |
| F (Octets/Frame per Lane) | 1 | 2 | 2 | 4 | 1 | 2 |
| Example Clock for 10 Gbps Lane Rate |  |  |  |  |  |  |
| PClock (MHz) | 250 | 250 | 250 | 250 | 250 | 250 |
| Frame Clock (MHz) | 1000 | 500 | 500 | 250 | 1000 | 500 |
| Sample Clock (MHz) | 1000 | 1000 | 500 | 250 | 1000 | 500 |

## PHYSICAL LAYER

The physical layer of the JESD204B interface, hereafter referred to as the deserializer, has eight identical channels. Each channel consists of the terminators, an equalizer, a clock and data recovery (CDR) circuit, and the 1:40 demux function (see Figure 36).


Figure 36. Deserializer Block Diagram
JESD204B data is input to the AD9144 via the SERDINx $\pm 1.2 \mathrm{~V}$ differential input pins as per the JESD204B specification.

## Interface Power-Up and Input Termination

Before using the JESD204B interface, it must be powered up by setting Register $0 \times 200[0]=0$. In addition, each physical lane that is not being used (SERDINx $\pm$ ) must be powered down. To do so, set the corresponding Bit x for Physical Lane x in Register 0x201 to 0 if the physical lane is being used, and to 1 if it is not being used.
The AD9144 autocalibrates the input termination to $50 \Omega$. Before running the termination calibration, Register 0x2AA, Register 0x2AB, Register 0x2B1, and Register 0x2B2 must be written as described in Table 37 to guarantee proper calibration. The termination calibration begins when Register 0x2A7[0] and Register 0x2AE[0] transition from low to high. Register 0x2A7 controls autocalibration for PHY 0, PHY 1, PHY 6, and PHY 7. Register 0x2AE controls autocalibration for PHY 2, PHY 3, PHY 4, and PHY 5.
The PHY termination autocalibration routine is as shown in Table 37.

Table 37. PHY Termination Autocalibration Routine

| Address | Value | Description |
| :--- | :--- | :--- |
| $0 \times 2 \mathrm{AA}$ | $0 \times B 7$ | SERDES interface termination configuration |
| $0 \times 2 \mathrm{AB}$ | $0 \times 87$ | SERDES interface termination configuration |
| $0 \times 2 \mathrm{~B} 1$ | $0 \times B 7$ | SERDES interface termination configuration |
| $0 \times 2 \mathrm{B2}$ | $0 \times 87$ | SERDES interface termination configuration |
| $0 \times 2 \mathrm{A7}$ | $0 \times 01$ | Autotune PHY terminations |
| $0 \times 2 \mathrm{AE}$ | $0 \times 01$ | Autotune PHY terminations |

The input termination voltage of the DAC is sourced externally via the $V_{\text {тт }}$ pins (Pin 21, Pin 23, Pin 40, and Pin 43). Set $V_{\text {тт }}$ by connecting it to SVDD12. It is recommended that the JESD204B inputs be ac-coupled to the JESD204B transmit device using 100 nF capacitors.

## Receiver Eye Mask

The AD9144 complies with the JESD204B specification regarding the receiver eye mask and is capable of capturing data that complies with this mask. Figure 37 shows the receiver eye mask normalized to the data rate interval with a $600 \mathrm{mV} \mathrm{V}_{\mathrm{TT}}$ swing. See the JESD204B specification for more information regarding the eye mask and permitted receiver eye opening.


Figure 37. Receiver Eye Mask

## Clock Relationships

The following clocks rates are used throughout the rest of the JESD204B section. The relationship between any of the clocks can be derived from the following equations:

```
DataRate \(=(\) DACRate \() /(\) InterpolationFactor \()\)
LaneRate \(=(20 \times\) DataRate \(\times M) / L\)
ByteRate \(=\) LaneRate \(/ 10\)
```

This comes from 8-bit/10-bit encoding, where each byte is represented by 10 bits.

## PClockRate $=$ ByteRate $/ 4$

The processing clock is used for a quad-byte decoder.

$$
\text { FrameRate }=\text { ByteRate } / F
$$

where $F$ is defined as (bytes per frame) per lane.

$$
\text { PClockFactor }=\text { FrameRate } / \text { PClockRate }=4 / F
$$

where:
$M$ is the JESD204B parameter for converters per link.
$L$ is the JESD204B parameter for lanes per link.
$F$ is the JESD204B parameter for octets per frame per lane.

## SERDES PLL

## Functional Overview of the SERDES PLL

The independent SERDES PLL uses integer- N techniques to achieve clock synthesis. The entire SERDES PLL is integrated on-chip, including the VCO and the loop filter. The SERDES PLL VCO operates over the range of 5.65 GHz to 12.4 GHz .
In the SERDES PLL, a VCO divider block divides the VCO clock by 2 to generate a 2.825 GHz to 6.2 GHz quadrature clock for the deserializer cores. This clock is the input to the clock and data recovery block that is described in the Clock and Data Recovery section.
The reference clock to the SERDES PLL is always running at a frequency, $\mathrm{f}_{\text {REF }}=1 / 40$ of the lane rate $=$ PClockRate. This clock is divided by a DivFactor to deliver a clock to the PFD block that is between 35 MHz and 80 MHz . Table 38 includes the respective SERDES_PLL_DIV_MODE register settings for each of the desired DivFactor options available.

Table 38. SERDES PLL Divider Settings

| LaneRate (Gbps) | Divide by <br> (DivFactor) | SERDES_PLL_DIV_MODE, <br> Register 0x289[1:0] |
| :--- | :--- | :--- |
| 1.44 to 3.1 | 1 | 2 |
| 2.88 to 6.2 | 2 | 1 |
| 5.75 to 12.4 | 4 | 0 |

Register 0x280 controls the synthesizer enable and recalibration.
To enable the SERDES PLL, first set the PLL divider register according to Table 38, then enable the SERDES PLL by writing Register 0x280[0] to 1.

Confirm that the SERDES PLL is working by reading Register 0x281. If Register 0x281[0] = 1, the SERDES PLL has locked. If Register 0x281[3] = 1, the SERDES PLL was successfully calibrated. If Register 0x281[4] or Register 0x281[5] are high, the PLL hit the upper or lower end of its calibration band and must be recalibrated by writing 0 and then 1 to Register 0x280[2].

## SERDES PLL Fixed Register Writes

To optimize the SERDES PLL across all operating conditions, the register writes in Table 39 are recommended.

Table 39. SERDES PLL Fixed Register Writes

| Register <br> Address | Register <br> Value | Description |
| :--- | :--- | :--- |
| $0 \times 284$ | $0 \times 62$ | Optimal SERDES PLL loop filter |
| $0 \times 285$ | $0 \times C 9$ | Optimal SERDES PLL loop filter |
| $0 \times 286$ | $0 \times 0$ E | Optimal SERDES PLL loop filter |
| $0 \times 287$ | $0 \times 12$ | Optimal SERDES PLL charge pump |
| $0 \times 28$ A | $0 \times 7 \mathrm{~B}$ | Optimal SERDES PLL VCO LDO |
| $0 \times 28 \mathrm{~B}$ | $0 \times 00$ | Optimal SERDES PLL configuration |
| $0 \times 290$ | $0 \times 89$ | Optimal SERDES PLL VCO varactor |
| $0 \times 294$ | $0 \times 24$ | Optimal SERDES PLL charge pump |
| $0 \times 296$ | $0 \times 03$ | Optimal SERDES PLL VCO |
| $0 \times 297$ | $0 \times 0 \mathrm{D}$ | Optimal SERDES PLL VCO |
| $0 \times 299$ | $0 \times 02$ | Optimal SERDES PLL configuration |
| $0 \times 29 \mathrm{~A}$ | $0 \times 8 \mathrm{E}$ | Optimal SERDES PLL VCO varactor |
| $0 \times 29 \mathrm{C}$ | $0 \times 2 \mathrm{~A}$ | Optimal SERDES PLL charge pump |
| $0 \times 29 \mathrm{~F}$ | $0 \times 78$ | Optimal SERDES PLL VCO varactor |
| $0 \times 2$ A0 | $0 \times 06$ | Optimal SERDES PLL VCO varactor |

## SERDES PLL IRQ

SERDES PLL lock and lost signals are available as IRQ events. Use Register 0x01F[3:2] to enable these signals, and then use Register 0x023[3:2] to read back their statuses and reset the IRQ signals. See the Interrupt Request Operation section for more information.


Figure 38. SERDES PLL Synthesizer Block Diagram Including VCO Divider Block

## Clock and Data Recovery

The deserializer is equipped with a CDR circuit. Instead of recovering the clock from the JESD204B serial lanes, the CDR recovers the clocks from the SERDES PLL. The 2.825 GHz to 6.2 GHz output from the SERDES PLL, shown in Figure 38, is the input to the CDR.

A CDR sampling mode must be selected to generate the lane rate clock inside the device. If the desired lane rate is greater than 5.65 GHz , half rate CDR operation must be used. If the desired lane rate is less than 5.65 GHz , disable half rate operation. If the lane rate is less than 2.825 GHz , disable half rate and enable $2 \times$ oversampling to recover the appropriate lane rate clock. Table 40 gives a breakdown of CDR sampling settings that must be set dependent on the LaneRate.

Table 40. CDR Operating Modes

| LaneRate (Gbps) | ENHALFRATE, <br> Register 0x230[5] | CDR_OVERSAMP, <br> Register 0x230[1] |
| :--- | :--- | :--- |
| 1.44 to 3.1 | 0 | 1 |
| 2.88 to 6.2 | 0 | 0 |
| 5.75 to 12.4 | 1 | 0 |

The CDR circuit synchronizes the phase used to sample the data on each serial lane independently. This independent phase adjustment per serial interface ensures accurate data sampling and eases the implementation of multiple serial interfaces on a PCB.

After configuring the CDR circuit, reset it and then release the reset by writing 1 and then 0 to Register 0x206[0].

## Power-Down Unused PHYs

Note that any unused and enabled lanes consume extra power unnecessarily. Each lane that is not being used (SERDINx $\pm$ ) must be powered off by writing a 1 to the corresponding bit of PHY_PD (Register 0x201).

## Equalization

To compensate for signal integrity distortions for each PHY channel due to PCB trace length and impedance, the AD9144 employs an easy to use, low power equalizer on each JESD204B channel. The AD9144 equalizers can compensate for insertion losses far greater than required by the JESD204B specification. The equalizers have two modes of operation that are determined by the EQ_POWER_MODE register setting in Register 0x268[7:6]. In low power mode (Register $0 \times 268[7: 6]=2 b^{\prime} 01$ ) and operating at the maximum lane rate of 10 Gbps , the equalizer can compensate for up to 12 dB of insertion loss. In normal mode (Register 0x268[7:6] = 2b'00), the equalizer can compensate for up to 17.5 dB of insertion loss. This performance is shown in Figure 39 as an overlay to the JESD204B specification for insertion loss. Figure 39 shows the equalization performance at 10.0 Gbps , near the maximum baud rate for the AD9144.

Figure 40 and Figure 41 are provided as points of reference for hardware designers and show the insertion loss for various lengths of well laid out stripline and microstrip transmission lines. See the Hardware Considerations section for specific layout recommendations for the JESD204B channel.

Low power mode is recommended if the insertion loss of the JESD204B PCB channels is less than that of the most lossy supported channel for lower power mode (shown in Figure 39). If the insertion loss is greater than that, but still less than that of the most lossy supported channel for normal mode (shown in Figure 39), use normal mode. At 10 Gbps operation, the EQ in normal mode consumes about 4 mW more power per lane used than in low power EQ mode. Note that either mode can be used in conjunction with transmitter preemphasis to ensure functionality and/or to optimize for power.


Figure 39. Insertion Loss Allowed


Figure 40. Insertion Loss of $50 \Omega$ Striplines on FR4


Figure 41. Insertion Loss of $50 \Omega$ Microstrips on FR4

## DATA LINK LAYER

The data link layer of the AD9144 JESD204B interface accepts the deserialized data from the PHYs and deframes and descrambles them so that data octets are presented to the transport layer to be put into DAC samples. Figure 42 shows the link mode block diagrams for single-link and dual-link configurations and the interaction between the physical layer and logical layer. The logical lanes and DACs can only be configured in sequential order; for example in Mode 10, when in single-link mode, the AD9144 only uses Logical Lane 0 and DAC0, and in dual-link mode, only uses Logical Lane 0, Logical Lane 1 and DAC0, DAC1. See the Mode Configuration Maps section for further details on each of the mode configurations supported. The architecture of the data link layer is shown in Figure 43. The data link layer consists of a synchronization FIFO for each lane, a crossbar switch, a deframer, and descrambler.

The AD9144 can operate as a single-link or dual-link high speed JESD204B serial data interface. When operating in duallink mode, configure both links with the same JESD204B parameters because they share a common device clock and system reference. All eight lanes of the JESD204B interface handle link layer communications such as code group synchronization, frame alignment, and frame synchronization.
The AD9144 decodes 8-bit/10-bit control characters, allowing marking of the start and end of the frame and alignment between serial lanes. Each AD9144 serial interface link can issue a synchronization request by setting its $\overline{\text { SYNCOUT0 }} \pm / \overline{\text { SYNCOUT1 }} \pm$ signal low. The synchronization protocol follows Section 4.9 of the JESD204B standard. When a stream of four consecutive /K/ symbols is received, the AD9144 deactivates the synchronization request by setting the $\overline{\text { SYNCOUT0 }} \pm / \overline{\text { SYNCOUT1 }} \pm$ signal high at the next internal LMFC rising edge. Then, it waits for the transmitter to issue an ILAS. During the ILAS sequence, all lanes are aligned using the / $\mathrm{A} /$ to $/ \mathrm{R} /$ character transition as described in the JESD204B Serial Link Establishment section. Elastic buffers hold early arriving lane data until the alignment character of the latest lane arrives. At this point, the buffers for all lanes are released and all lanes are aligned (see Figure 44).


Figure 42. Link Mode Functional Diagram



K = K28.5 CODE GROUP SYNCHRONIZATION COMMA CHARACTER
A $=$ K28.3 LANE ALIGNMENT SYMBOL
$\mathrm{F}=\mathrm{K} 28.7$ FRAME ALIGNMENT SYMBOL
$\mathrm{R}=\mathrm{K} 28.0$ START OF MULTIFRAME
$\mathrm{Q}=$ K28.4 START OF LINK CONFIGURATION DATA
$\mathrm{C}=\mathrm{JESD204B}$ LINK CONFIGURATION PARAMETERS
$\mathrm{D}=\mathrm{Dx} . \mathrm{y}$ DATA SYMBOL
Figure 44. Lane Alignment During ILAS

## JESD204B Serial Link Establishment

A brief summary of the high speed serial link establishment process for Subclass 1 is provided. See Section 5.3.3 of the JESD204B specifications document for complete details.

## Step 1: Code Group Synchronization

Each receiver must locate K (K28.5) characters in its input data stream. After four consecutive K characters are detected on all link lanes, the receiver block deasserts the $\overline{\text { SYNCOUTx } \pm}$ signal to the transmitter block at the receiver local multiframe clock (LMFC) edge.
The transmitter captures the change in the $\overline{\text { SYNCOUTx } \pm}$ signal, and at a future transmitter LMFC rising edge, starts the initial lane alignment sequence (ILAS).

## Step 2: Initial Lane Alignment Sequence

The main purposes of this phase are to align all the lanes of the link and to verify the parameters of the link.

Before the link is established, write each of the link parameters to the receiver device to designate how data is sent to the receiver block.
The ILAS consists of four or more multiframes. The last character of each multiframe is a multiframe alignment character, /A/. The first, third, and fourth multiframes are populated with predetermined data values. Note that Section 8.2 of the JESD204B specifications document describes the data ramp that is expected during ILAS. By default, the AD9144 does not require this ramp. Register $0 \times 47 \mathrm{E}[0]$ can be set high to require the data ramp. The deframer uses the final /A/ of each lane to align the ends of the multiframes within the receiver. The second multiframe contains an R (K28.0), Q (K28.4), and then data corresponding to the link parameters. Additional multiframes can be added to the ILAS if needed by the receiver. By default, the AD9144 uses four multiframes in the ILAS (this can be changed in Register 0x478). If using Subclass 1 , exactly four multiframes must be used.

After the last /A/ character of the last ILAS, multiframe data begins streaming. The receiver adjusts the position of the /A/ character such that it aligns with the internal LMFC of the receiver at this point.

## Step 3: Data Streaming

In this phase, data is streamed from the transmitter block to the receiver block.
Optionally, data can be scrambled. Scrambling does not start until the very first octet following the ILAS.

The receiver block processes and monitors the data it receives for errors, including:

- Bad running disparity (8-bit/10-bit error)
- Not in table (8-bit/10-bit error)
- Unexpected control character
- Bad ILAS
- Interlane skew error (through character replacement)

If any of these errors exist, they are reported back to the transmitter in one of a few ways (see the JESD204B Error Monitoring section for details).

- $\overline{\text { SYNCOUTx } \pm}$ signal assertion: resynchronization (SYNCOUTx $\pm$ signal pulled low) is requested at each error for the last two errors. For the first three errors, an optional resynchronization request can be asserted when the error counter reaches a set error threshold.
- For the first three errors, each multiframe with an error in it causes a small pulse on SYNCOUTx $\pm$.
- Errors can optionally trigger an IRQ event, which can be sent to the transmitter.

Various test modes for verifying the link integrity can be found in the JESD204B Test Modes section.

## Lane FIFO

The FIFOs in front of the crossbar switch and deframer synchronize the samples sent on the high speed serial data interface with the deframer clock by adjusting the phase of the incoming data. The FIFO absorbs timing variations between the data source and the deframer; this allows up to two PClock cycles of drift from the transmitter. The FIFO_STATUS_REG_0 register and FIFO_STATUS_REG_1 register (Register 0x30C and Register 0x30D, respectively) can be monitored to identify whether the FIFOs are full or empty.

## Lane FIFO IRQ

An aggregate lane FIFO error bit is also available as an IRQ event. Use Register 0x01F[1] to enable the FIFO error bit, and then use Register 0x023[1] to read back its status and reset the IRQ signal. See the Interrupt Request Operation section for more information.

## Crossbar Switch

Register 0x308 to Register 0x30B allow arbitrary mapping of physical lanes (SERDINx $\pm$ ) to logical lanes used by the SERDES deframers.

Table 41. Crossbar Registers

| Address | Bits | Logical Lane |
| :--- | :--- | :--- |
| $0 \times 308$ | $[2: 0]$ | LOGICAL_LANEO_SRC |
| $0 \times 308$ | $[5: 3]$ | LOGICAL_LANE1_SRC |
| $0 \times 309$ | $[2: 0]$ | LOGICAL_LANE2_SRC |
| $0 \times 309$ | $[5: 3]$ | LOGICAL_LANE3_SRC |
| $0 \times 30 A$ | $[2: 0]$ | LOGICAL_LANE4_SRC |
| $0 \times 30 A$ | $[5: 3]$ | LOGICAL_LANE5_SRC |
| $0 \times 30 B$ | $[2: 0]$ | LOGICAL_LANE6_SRC |
| $0 \times 30 B$ | $[5: 3]$ | LOGICAL_LANE7_SRC |

Write each LOGICAL_LANEy_SRC with the number ( x ) of the desired physical lane (SERDINx $\pm$ ) from which to obtain data. By default, all logical lanes use the corresponding physical lane as their data source. For example, by default LOGICAL_ LANE0_SRC $=0$; therefore, Logical Lane 0 obtains data from Physical Lane 0 (SERDIN0 $\pm$ ). If instead the user wants to use SERDIN4 $\pm$ as the source for Logical Lane 0 , the user must write LOGICAL_LANE0_SRC $=4$.

## Lane Inversion

Register 0x334 allows inversion of desired logical lanes, which can be used to ease routing of the SERDINx $\pm$ signals. For each Logical Lane x , set Bit x of Register 0x334 to 1 to invert it.

## Deframers

The AD9144 consists of two quad-byte deframers (QBDs). Each deframer takes in the 8 -bit/10-bit encoded data from the deserializer (via the crossbar switch), decodes it, and descrambles it into JESD204B frames before passing it to the transport layer to be converted to DAC samples. The deframer processes four symbols (or octets) per processing clock (PClock) cycle.

In single-link mode, Deframer 0 is used exclusively and Deframer 1 remains inactive. In dual-link mode, both QBDs are active and must be configured separately using the LINK_PAGE bit (Register 0x300[2]) to select which link is being configured. The LINK_MODE bit (Register 0x300[3]) is 1 for dual-link, or 0 for single-link.

Each deframer uses the JESD204B parameters that the user has programmed into the register map to identify how the data has been packed and how to unpack it. The JESD204B parameters are discussed in detail in the Transport Layer section; many of the parameters are also needed in the transport layer to convert JESD204B frames into samples.

## Descrambler

The AD9144 provides an optional descrambler block using a self synchronous descrambler with a polynomial: $1+\mathrm{x}^{14}+\mathrm{x}^{15}$.
Enabling data scrambling reduces spectral peaks that are produced when the same data octets repeat from frame to frame. It also makes the spectrum data independent so that possible frequency-selective effects on the electrical interface do not cause data-dependent errors. Descrambling of the data is enabled by setting the SCR bit (Register 0x453[7]) to 1 .

## Syncing LMFC Signals

The first step in guaranteeing synchronization across links and devices begins with syncing the LMFC signals. Each DAC dual (DAC Dual A: DAC0/DAC1 and DAC Dual B: DAC2/DAC3) has its own LMFC signal. In Subclass 0, the LMFC signals for each of the two links are synchronized to an internal processing clock. In Subclass 1, all LMFC signals (for all duals and devices) are synchronized to an external SYSREF signal. All LMFC sync registers are paged as described in the Dual Paging section.

## SYSREF Signal

The SYSREF signal is a differential source synchronous input that synchronizes the LMFC signals in both the transmitter and receiver in a JESD204B Subclass 1 system to achieve deterministic latency.
The SYSREF signal is an active high signal that is sampled by the device clock rising edge. It is best practice that the device clock and SYSREF signals be generated by the same source, such as the AD9516-1 clock generator, so that the phase alignment between the signals is fixed. When designing for optimum deterministic latency operation, consider the timing distribution skew of the SYSREF signal in a multipoint link system (multichip).

The AD9144 supports a single pulse or step, or a periodic SYSREF $\pm$ signal. The periodicity can be continuous, strobed, or gapped periodic. The SYSREF $\pm$ signal can always be dc-coupled (with a common-mode voltage of 0 V to 2 V ). When dc-coupled, a small amount of common-mode current ( $<500 \mu \mathrm{~A}$ ) is drawn from the SYSREF $\pm$ pins. See Figure 45 for the SYSREF $\pm$ internal circuit.

To avoid this common-mode current draw, a $50 \%$ duty-cycle periodic SYSREF $\pm$ signal can be used with ac coupling capacitors. If ac-coupled, the ac coupling capacitors combine with the resistors shown in Figure 45 to make a high-pass filter with RC time constant $\tau=$ RC. Select $C$ such that $\tau>4 /$ SYSREF Freq. In addition, the edge rate must be sufficiently fast-at least 1.3 V/ns is recommended per Table 5-to meet the SYSREF vs. DAC clock keep out window (KOW) requirements.

It is possible to use ac-coupled mode without meeting the frequency to time-constant constraint mentioned by using SYSREF hysteresis (Register 0x081 and Register 0x082). However, this increases the DAC clock KOW (Table 5 does not apply) by an amount depending on SYSREF frequency, level of hysteresis, capacitor choice, and edge rate.


Figure 45. SYSREF $\pm$ Input Circuit

## Sync Processing Modes Overview

The AD9144 supports various LMFC sync processing modes. These modes are one-shot, continuous, windowed continuous, and monitor modes. All sync processing modes perform a phase check to see that the LMFC is phase aligned to an alignment edge. In Subclass 1, the SYSREF pulse acts as the alignment edge; in Subclass 0 , an internal processing clock acts as the alignment edge. If the signals are not in phase, a clock rotation occurs to align the signals. The sync modes are described in the following sections. See the Sync Procedure section for details on the procedure for syncing the LMFC signals.

## One-Shot Sync Mode $($ SYNCMODE $=0 \times 1)$

In one-shot sync mode, a phase check occurs on only the first alignment edge that is received after the sync machine is armed. If the phase error is larger than a specified window error tolerance, a phase adjustment occurs. Though an LMFC synchronization occurs only once, the SYSREF signal can still be continuous.

## Continuous Sync Mode $(S Y N C M O D E=0 \times 2)$

Continuous mode must only be used in Subclass 1 with a periodic SYSREF $\pm$ signal. In continuous mode, a phase check/alignment occurs on every alignment edge.
Continuous mode differs from one-shot mode in two ways. First, no SPI cycle is required to arm the device; the alignment edge seen after continuous mode is enabled results in a phase check. Second, a phase check (and when necessary, clock rotation)
occurs on every alignment edge in continuous mode. The one caveat to the previous statement is that when a phase rotation cycle is underway, subsequent alignment edges are ignored until the logic lane is ready again.
The maximum acceptable phase error (in DAC clock cycles) between the alignment edge and the LMFC edge is set in the error window tolerance register. If continuous sync mode is used with a nonzero error window tolerance, a phase check occurs on every SYSREF pulse, but an alignment occurs only if the phase error is greater than the specified error window tolerance. If the jitter of the SYSREF $\pm$ signal violates the KOW specification given in Table 5 and therefore causes phase error uncertainty, the error tolerance can be increased to avoid constant clock rotations. Note that this means the latency is less deterministic by the size of the window. If the error window tolerance must be set above 3, Subclass 0 with a one-shot sync is recommended.
For debug purposes, SYNCARM (Register 0x03A[6]) can be used to inform the user that alignment edges are being received in continuous mode. Because the SYNCARM bit is self cleared after an alignment edge is received, the user can arm the sync (SYNCARM (Register 0x03A[6]) = 1), and then read back SYNCARM. If SYNCARM $=0$, the alignment edges are being received and phase checks are occurring. Arming the sync machine in this mode does not affect the operation of the device.

## One-Shot then Monitor Sync Mode (SYNCMODE = 0x9)

In one-shot then monitor mode, the user can monitor the phase error in real time. Use this sync mode with a periodic SYSREF $\pm$ signal. A phase check and alignment occurs on the first alignment edge received after the sync machine is armed. On all subsequent alignment edges the phase is monitored and reported, but no clock phase adjustment occurs.
The phase error can be monitored on the SYNC_CURRERR_L register (Register 0x03C[3:0]). Immediately after an alignment occurs, CURRERR $=0$ indicates that there is no difference between the alignment edge and the LMFC edge. On every subsequent alignment edge, the phase is checked. If the alignment is lost, the phase error is reported in the SYNC_ CURRERR_L register in DAC clock cycles. If the phase error is beyond the selected window tolerance (Register 0x034[2:0]), one bit of Register 0x03D[7:6] is set high depending on whether the phase error is on the low or high side.
When an alignment occurs, snapshots of the last phase error (Register 0x03C[3:0]) and the corresponding error flags (Register 0x03D[7:6]) are placed into readable registers for reference (Register 0x038 and Register 0x039, respectively).

## Sync Procedure

The procedure for enabling the sync is as follows:

1. Set Register 0x008 to $0 \times 03$ to sync the LMFC for both duals (DAC0/DAC1 and DAC2/DAC3).
2. Set the desired sync processing mode. The sync processing mode settings are listed in Table 42.
3. For Subclass 1 , set the error window according to the uncertainty of the SYSREF $\pm$ signal relative to the DAC clock and the tolerance of the application for deterministic latency uncertainty. Sync window tolerance settings are given in Table 43.
4. Enable sync by writing SYNCENABLE (Register 0x03A[7] = 1).
5. If in one-shot mode, arm the sync machine by writing SYNCARM (Register 0x03A[6] = 1).
6. If in Subclass 1, ensure that at least one SYSREF pulse is sent to the device.
7. Check the status by reading the following bit fields:
a) SYNC_BUSY (Register 0x03B[7]) $=0$ to indicate that the sync logic is no longer busy.
b) SYNC_LOCK (Register 0x03B[3]) $=1$ to indicate that the signals are aligned. This bit updates on every phase check.
c) SYNC_WLIM (Register 0x03B[1]) $=0$ to indicate that the phase error is not beyond the specified error window. This bit updates on every phase check.
d) SYNC_ROTATE (Register 0x03B[2]) $=1$ if the phases were not aligned before the sync and an alignment occurred; this indicates that a clock alignment occurred. This bit is sticky and can be cleared only by writing to the SYNCCLRSTKY control bit (Register 0x03A[5]).
e) SYNC_TRIP (Register 0x03B[0]) $=1$ to indicate alignment edge received and phase check occurred. This bit is sticky and can be cleared only by writing to the SYNCCLRSTKY control bit (Register 0x03A[5]).

Table 42. Sync Processing Modes

| Sync Processing Mode | SYNCMODE (Register 0x03A[3:0]) |
| :--- | :--- |
| One-shot | $0 \times 01$ |
| Continuous | $0 \times 02$ |
| One-shot then monitor | $0 \times 09$ |

Table 43. Sync Window Tolerance

| Sync Error Window <br> Tolerance | ERRWINDOW (Register 0x034[2:0]) |
| :--- | :--- |
| $\pm 1 / 2$ DAC clock cycles | $0 \times 00$ |
| $\pm 1$ DAC clock cycles | $0 \times 01$ |
| $\pm 2$ DAC clock cycles | $0 \times 02$ |
| $\pm 3$ DAC clock cycles | $0 \times 03$ |

## LMFC Sync IRQ

The sync status bits (SYNCLOCK, SYNCROTATE, SYNCTRIP, and SYNCWLIM) are available as IRQ events.

Use Register 0x021[3:0] to enable the sync status bits for DAC Dual A (DAC0 and DAC1), and then use Register 0x025[3:0] to read back their statuses and reset the IRQ signals.
Use Register 0x022[3:0] to enable the sync status bits for DAC Dual B (DAC2 and DAC3), and then use Register 0x026[3:0] read back their statuses and reset the IRQ signals.

See the Interrupt Request Operation section for more information.

## Deterministic Latency

JESD204B systems contain various clock domains distributed throughout each system. Data traversing from one clock domain to a different clock domain can lead to ambiguous delays in the JESD204B link. These ambiguities lead to nonrepeatable latencies across the link from power cycle to power cycle with each new link establishment. Section 6 of the JESD204B specification addresses the issue of deterministic latency with mechanisms defined as Subclass 1 and Subclass 2.

The AD9144 supports JESD204B Subclass 0 and Subclass 1 operation, but not Subclass 2. Write the subclass to Register 0x301[2:0] and once per link to Register 0x458[7:5].

## Subclass 0

This mode does not require any signal on the SYSREF $\pm$ pins, which can be left disconnected.

Subclass 0 still requires that all lanes arrive within the same LMFC cycle, and the dual DACs must be synchronized to each other.

## Minor Subclass 0 Caveats

Because the AD9144 requires an ILAS, the nonmultiple converter single lane (NMCDA-SL) case from the JESD204A specification is only supported when using the optional ILAS.
Error reporting using $\overline{\text { SYNCOUTx } \pm}$ is not supported when using Subclass 0 with $\mathrm{F}=1$.

## Subclass 1

This mode gives deterministic latency and allows links to be synced to within $1 / 2$ of a DAC clock period. It requires an external SYSREF $\pm$ signal that is accurately phase aligned to the DAC clock.

## Deterministic Latency Requirements

Several key factors are required for achieving deterministic latency in a JESD204B Subclass 1 system.

- SYSREF $\pm$ signal distribution skew within the system must be less than the desired uncertainty.
- SYSREF $\pm$ setup and hold time requirements must be met for each device in the system.
- The total latency variation across all lanes, links, and devices must be $\leq 10$ PClock periods. This includes both variable delays and the variation in fixed delays from lane to lane, link to link, and device to device in the system.


## Link Delay

The link delay of a JESD204B system is the sum of fixed and variable delays from the transmitter, channel, and receiver as shown in Figure 48.

For proper functioning, all lanes on a link must be read during the same LMFC period. Section 6.1 of the JESD204B specification states that the LMFC period must be larger than the maximum link delay. For the AD9144, this is not necessarily the case; instead, the AD9144 uses a local LMFC for each link ( $\mathrm{LMFC}_{\mathrm{Rx}}$ ) that can be delayed from the SYSREF aligned LMFC.

Because the LMFC is periodic, this can account for any amount of fixed delay. As a result, the LMFC period must only be larger than the variation in the link delays, and the AD9144 can achieve proper performance with a smaller total latency. Figure 46 and Figure 47 show a case where the link delay is larger than an LMFC period. Note that it can be accommodated by delaying $\mathrm{LMFC}_{\mathrm{Rx}}$.


Figure 46. Link Delay > LMFC Period Example


Figure 47. LMFC_DELAY to Compensate for Link Delay > LMFC


Figure 48. JESD204B Link Delay = Fixed Delay + Variable Delay

The method for setting the LMFCDel and LMFCVar is described in the Link Delay Setup section.
Setting LMFCDel appropriately ensures that all the corresponding data samples arrive in the same LMFC period. Then LMFCVar is written into the receive buffer delay (RBD) to absorb all link delay variation. This ensures that all data samples have arrived before reading. By setting these to fixed values across runs and devices, deterministic latency is achieved.
The RBD described in the JESD204B specification takes values from 1 to K frame clock cycles, while the RBD of the AD9144 takes values from 0 to 10 PClock cycles. As a result, up to 10 PClock cycles of total delay variation can be absorbed. Because LMFCVar is in PClock cycles and LMFCDel is in frame clock cycles, a conversion between these two units is needed. The PClockFactor, or number of frame clock cycles per PClock cycle, is equal to $4 /$ F. For more information on this relationship, see the Clock Relationships section.

Two examples follow that show how to determine LMFCVar and LMFCDel. After they are calculated, write LMFCDel into both Register 0x304 and Register 0x305 for all devices in the system, and write LMFCVar to both Register 0x306 and Register 0x307 for all devices in the system.

## Link Delay Setup Example, with Known Delays

All the known system delays can be used to calculate LMFCVar and LMFCDel, as described in the Link Delay Setup section.
The example shown in Figure 49 is demonstrated in the following steps according to the procedure outlined in the Link Delay Setup section. Note that this example is in Subclass 1 to achieve deterministic latency, which has a PClockFactor (4/F) of 2 frameclock cycles per PClock cycle, and uses $\mathrm{K}=32$ (frames/multiframe). Because PCBFixed $\ll$ PClockPeriod, PCBFixed is negligible in this example and not included in the calculations.

1. Find the receiver delays using Table 8.

RxFixed $=17$ PClock cycles
RxVar $=2$ PClock cycles
2. Find the transmitter delays. The equivalent table in the example JESD204B core (implemented on a GTH or GTX transceiver on a Virtex-6 FPGA) states that the delay is $56 \pm 2$ byte clock cycles.
Because the PClockRate $=$ ByteRate $/ 4$, as described in the Clock Relationships section, the transmitter delays in PClock cycles are

TxFixed $=54 / 4=13.5$ PClock cycles
TxVar $=4 / 4=1$ PClock cycle
3. Calculate MinDelayLane as follows:

$$
\begin{aligned}
\text { MinDelayLane } & =\text { floor }(\text { RxFixed }+ \text { TxFixed }+ \text { PCBFixed }) \\
& =\text { floor }(17+13.5+0) \\
& =\text { floor }(30.5) \\
\text { MinDelayLane } & =30
\end{aligned}
$$

4. Calculate MaxDelayLane as follows:

MaxDelayLane $=$ ceiling $($ RxFixed + RxVar + TxFixed +
TxVar + PCBFixed))
$=$ ceiling $(17+2+13.5+1+0)$
$=\operatorname{ceiling}(33.5)$
MaxDelayLane $=34$
5. Calculate LMFCVar as follows:

$$
\begin{aligned}
\text { LMFCVar } & =(\text { MaxDelay }+1)-(\text { MinDelay }-1) \\
& =(34+1)-(30-1)=35-29
\end{aligned}
$$

LMFCVar $=6$ PClock cycles
6. Calculate LMFCDel as follows:

LMFCDel $=(($ MinDelay -1$) \times$ PClockFactor $) \% \mathrm{~K}$

$$
=((30-1) \times 2) \% 32=(29 \times 2) \% 32
$$

$$
=58 \% 32
$$

$L M F C D e l=26$ frame clock cycles
7. Write LMFCDel to both Register 0x304 and Register 0x305 for all devices in the system. Write LMFCVar to both Register 0x306 and Register 0x307 for all devices in the system.


Figure 49. LMFC_DELAY Calculation Example

## Link Delay Setup Example, Without Known Delay

If the system delays are not known, the AD9144 can read back the link latency between $\mathrm{LMFC}_{\mathrm{Rx}}$ for each link and the SYSREF aligned LMFC. This information is then used to calculate LMFCVar and LMFCDel, as shown in the Without Known Delays section.

Figure 51 shows how DYN_LINK_LATENCY_x (Register 0x302 and Register 0x303) provides a readback showing the delay (in PClock cycles) between $\mathrm{LMFC}_{R X}$ and the transition from ILAS to the first data sample. By repeatedly power-cycling and taking this measurement, the minimum and maximum delays across power cycles can be determined and used to calculate LMFCVar and LMFCDel.

The example shown in Figure 51 is demonstrated in the following steps according to the procedure outlined in the Without Known Delays section. Note that this example is in Subclass 1 to achieve deterministic latency, which has a PClockFactor (FrameClockRate/ PClockRate) of 2 and uses $\mathrm{K}=16$; therefore PClocksPerMF $=8$.

1. In Figure 51, for Link A, Link B, and Link C, the system containing the AD9144 (including the transmitter) is power cycled and configured 20 times. The AD9144 is configured as described in the Device Setup Guide. Because the point of this exercise is to determine LMFCDel and LMFCVar, the LMFCDel is programmed to 0 and the DYN_LINK_LATENCY_x is read from Register 0x302 and Register $0 \times 303$ for Link 0 and Link 1, respectively. The variation in the link latency over the 20 runs is shown in Figure 51 in grey.

- Link A gives readbacks of $6,7,0$, and 1 . Note that the set of recorded delay values rolls over the edge of a multiframe at the boundary K/PClockFactor $=8$. Add PClocksPerMF $=8$ to low set. Delay values range from 6 to 9.
- Link B gives Delay values from 5 to 7 .
- Link C gives Delay values from 4 to 7 .

2. Calculate the minimum of all Delay measurements across all power cycles, links, and devices: MinDelay $=\min ($ all Delay values $)=4$
3. Calculate the maximum of all Delay measurements across all power cycles, links, and devices: MaxDelay $=\max ($ all Delay values $)=9$
4. Calculate the total Delay variation (with guard band) across all power cycles, links, and devices:

$$
\begin{aligned}
\text { LMFCVar } & =(\text { MaxDelay }+1)-(\text { MinDelay }-1) \\
& =(9+1)-(4-1)=10-3=7 \text { PClock cycles }
\end{aligned}
$$

5. Calculate the minimum delay in frame clock cycles (with guard band) across all power cycles, links, and devices:
LMFCDel $=(($ MinDelay -1$) \times$ PClockFactor $) \% \mathrm{~K}$

$$
=((4-1) \times 2) \% 16=(3 \times 2) \% 16
$$

$$
=6 \% 16=6 \text { frame clock cycles }
$$

6. Write LMFCDel to both Register 0x304 and Register 0x305 for all devices in the system. Write LMFCVar to both Register 0x306 and Register 0x307 for all devices in the system.


Figure 50. DYN_LINK_LATENCY Illustration


Figure 51. Multilink Synchronization Settings, Derived Method Example

## TRANSPORT LAYER



Figure 52. Transport Layer Block Diagram

The transport layer receives the descrambled JESD204B frames and converts them to DAC samples based on the programmed JESD204B parameters shown in Table 44. A number of device parameters are defined in Table 45.

Table 44. JESD204B Transport Layer Parameters

| Parameter | Description |
| :--- | :--- |
| F | Number of octets per frame per lane: 1, 2, or 4. |
| K | Number of frames per multiframe. |
| L | K = 32 if $F=1, K=16$ or 32 otherwise. |
|  | Number of lanes per converter device (per link), as <br> follows: |
|  | $1,2,4$, or 8 (single-link mode). |
|  | 1,2, or 4 (dual-link mode). |
| M | Number of converters per device (per link), as follows: |
|  | 1,2, or 4 (single-link mode). |
|  | 1 or 2 (dual-link mode). |
| S | Number of samples per converter, per frame: 1 or 2. |

Table 45. JESD204B Device Parameters

| Parameter | Description |
| :--- | :--- |
| CF | Number of control words per device clock per link. <br> Not supported, must be 0. <br> Number of control bits per conversion sample. <br> Not supported, must be 0. |
| HD | High density user data format. Used when samples <br> must be split across lanes. |
| Set to 1 when $\mathrm{F}=1$, otherwise 0. |  |
| N | Converter resolution $=16$. |
| Total number of bits per sample $=16$. |  |

Certain combinations of these parameters, called JESD204B operating modes, are supported by the AD9144. See Table 46 and Table 47 for a list of supported modes, along with their associated clock relationships.

Table 46. Single-Link JESD204B Operating Modes

| Parameter | Mode |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 9 | 10 |
| M (Converter Count) | 4 | 4 | 4 | 4 | 2 | 2 | 2 | 2 | 1 | 1 |
| L (Lane Count) | 8 | 8 | 4 | 2 | 4 | 4 | 2 | 1 | 2 | 1 |
| S (Samples per Converter per Frame) | 1 | 2 | 1 | 1 | 1 | 2 | 1 | 1 | 1 | 1 |
| F (Octets per Frame, per Lane) | 1 | 2 | 2 | 4 | 1 | 2 | 2 | 4 | 1 | 2 |
| K ${ }^{1}$ (Frames per Multiframe) | 32 | 16/32 | 16/32 | 16/32 | 32 | 16/32 | 16/32 | 16/32 | 32 | 16/32 |
| HD (High Density) | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 |
| N (Converter Resolution) | 16 | 16 | 16 | 16 | 16 | 16 | 16 | 16 | 16 | 16 |
| NP (Bits per Sample) | 16 | 16 | 16 | 16 | 16 | 16 | 16 | 16 | 16 | 16 |
| Example Clocks for 10 Gbps Lane Rate |  |  |  |  |  |  |  |  |  |  |
| PClock Rate (MHz) | 250 | 250 | 250 | 250 | 250 | 250 | 250 | 250 | 250 | 250 |
| Frame Clock Rate (MHz) | 1000 | 500 | 500 | 250 | 1000 | 500 | 500 | 250 | 1000 | 500 |
| Data Rate ( MHz ) | 1000 | 1000 | 500 | 250 | 1000 | 1000 | 500 | 250 | 1000 | 500 |

${ }^{1} \mathrm{~K}$ must be 32 in Mode 0 , Mode 4, and Mode $9 . \mathrm{K}$ can be 16 or 32 in all other modes.

Table 47. Dual-Link JESD204B Operating Modes for Link 0 and Link 1

| Parameter | Mode |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 4 | 5 | 6 | 7 | 9 | 10 |
| M (Converter Count) | 2 | 2 | 2 | 2 | 1 | 1 |
| L (Lane Count) | 4 | 4 | 2 | 1 | 2 | 1 |
| S (Samples per Converter per Frame) | 1 | 2 | 1 | 1 | 1 | 1 |
| F (Octets per Frame per Lane) | 1 | 2 | 2 | 4 | 1 | 2 |
| $\mathrm{K}^{1}$ (Frames per Multiframe) | 32 | 16/32 | 16/32 | 16/32 | 32 | 16/32 |
| HD (High Density) | 1 | 0 | 0 | 0 | 1 | 0 |
| N (Converter Resolution) | 16 | 16 | 16 | 16 | 16 | 16 |
| NP (Bits per Sample) | 16 | 16 | 16 | 16 | 16 | 16 |
| Example Clocks for 10 Gbps Lane Rate |  |  |  |  |  |  |
| PClock Rate ( MHz ) | 250 | 250 | 250 | 250 | 250 | 250 |
| Frame Clock Rate (MHz) | 1000 | 500 | 500 | 250 | 1000 | 500 |
| Data Rate (MHz) | 1000 | 1000 | 500 | 250 | 1000 | 500 |

[^3]AD9144

## Configuration Parameters

The AD9144 modes refer to the link configuration parameters for L, K, M, N, NP, S, and F. Table 48 provides the description and addresses for these settings.

Table 48. Configuration Parameters

| JESD204B <br> Setting | Description | Address |
| :---: | :---: | :---: |
| L-1 | Number of lanes - 1. | 0x453[4:0] |
| F-1 | Number of ((octets per frame) per lane) - 1 . | 0x454[7:0] |
| K - 1 | Number of frames per multiframe - 1 . | 0x455[4:0] |
| M-1 | Number of converters - 1. | 0x456[7:0] |
| N-1 | Converter bit resolution-1. | 0x457[4:0] |
| NP - 1 | Bit packing per sample - 1 . | 0x458[4:0] |
| S-1 | Number of ((samples per converter) per frame) - 1 . | 0x459[4:0] |
| HD | High density format. Set to 1 if $\mathrm{F}=1$. Leave at 0 if $\mathrm{F} \neq 1$. | 0x45A[7] |
| $F^{1}$ | F parameter, in ((octets per frame) per lane). | 0x476[7:0] |
| DID | Device ID. Match the Device ID sent by the transmitter. | 0x450[7:0] |
| BID | Bank ID. Match the Bank ID sent by the transmitter. | 0x451[3:0] |
| LIDO | Lane ID for lane 0. Match the Lane ID sent by the transmitter on Logical Lane 0 . | 0x452[4:0] |
| JESDV | JESD204x Version. Match the version sent by the transmitter ( $0 \times 0=$ JESD204A, 0x1 = JESD204B). | 0x459[7:5] |

[^4]
## Data Flow Through the JESD204B Receiver

The link configuration parameters determine how the serial bits on the JESD204B receiver interface are deframed and passed on to the DACs as data samples. Figure 53 shows a detailed flow of the data through the various hardware blocks for Mode 4 ( $\mathrm{L}=4$, $M=2, S=1, F=1$ ). Simplified flow diagrams for all other modes are provided in Figure 54 through Figure 62.

## Single-Link and Dual-Link Configuration

The AD9144 uses the settings contained in Table 46 and Table 47. Mode 0 to Mode 10 can be used for single-link operation. Mode 4 to Mode 10 can also be used for dual-link operation.
To use dual-link mode, set LINK_MODE (Register 0x300[3]) to 1. In dual-link mode, Link 1 must be programmed with identical parameters to Link 0 . To write to Link 1 , set LINK_PAGE (Register 0x300[2]) to 1.

If single-link mode is being used, a small amount of power can be saved by powering down the output buffer for SYNCOUT1 $\pm$, which can be done by setting Register 0x203[0] = 1 .

## Checking Proper Configuration

As a convenience, the AD9144 provides some quick configuration checks. Register 0x030[5] is high if an illegal LMFC_DELAY is used. Register $0 \times 030$ [3] is high if an unsupported combination of $L, M, F$, and $S$ is used. Register $0 \times 030[2]$ is high if an illegal $K$ is used. Register 0x030[1] is high if an illegal SUBCLASSV is used.

## Deskewing and Enabling Logical Lanes

After proper configuration, the logical lanes must be deskewed and enabled to capture data.
Set Bit x in Register 0x46C to 1 to deskew Logical Lane x and to 0 if that logical lane is not being used. Then, set Bit x in Register 0x47D to 1 to enable Logical Lane x and to 0 if that logical lane is not being used.


Figure 53. JESD204B Mode 4 Data Deframing

## Mode Configuration Maps

Table 49 to Table 58 contain the SPI configuration map for each mode shown in Figure 54 through Figure 62. Figure 54 through Figure 62 show the associated data flow through the deframing process of the JESD204B receiver for each of the modes. Mode 0 to Mode 10 apply to single-link operation. Mode 4 to Mode 10
also apply to dual-link operation. Register 0x300 must be set accordingly for single- or dual-link operation, as previously discussed.

Additional details regarding all the SPI registers can be found in the Register Maps and Descriptions section.

Table 49. SPI Configuration Map-Register Settings for JESD204B Parameters for Mode 0

| Address | Setting | Description |
| :--- | :--- | :--- |
| $0 \times 453$ | $0 \times 07$ or $0 \times 87$ | Register $0 \times 453[7]=0$ or $1:$ scrambling disabled or enabled; Register $0 \times 453[4: 0]=0 \times 7: \mathrm{L}=8$ lanes per link |
| $0 \times 454$ | $0 \times 00$ | Register $0 \times 454[7: 0]=0 \times 00: \mathrm{F}=1$ octet per frame |
| $0 \times 455$ | $0 \times 1 \mathrm{~F}$ | Register $0 \times 455[4: 0]=0 \times 1 \mathrm{~F}: \mathrm{K}=32$ frames per multiframe |
| $0 \times 456$ | $0 \times 03$ | Register $0 \times 456[7: 0]=0 \times 03: \mathrm{M}=4$ converters per link |
| $0 \times 457$ | $0 \times 0 \mathrm{~F}$ | Register $0 \times 457[7: 6]=0 \times 0:$ always set $\mathrm{CS}=0$; Register $0 \times 457[4: 0]=0 \times \mathrm{F}: \mathrm{N}=16$, always set to 16-bit resolution |
| $0 \times 458$ | $0 \times 0 \mathrm{~F}$ or $0 \times 2 \mathrm{~F}$ | Register $0 \times 458[7: 5]=0 \times 0$ or $0 \times 1:$ Subclass 0 or Subclass 1; Register $0 \times 458[4: 0]=0 \times \mathrm{F}: \mathrm{NP}=16$ bits per sample |
| $0 \times 459$ | $0 \times 20$ | Register $0 \times 459[7: 5]=0 \times 1:$ JESD204B version; Register $0 \times 459[4: 0]=0 \times 0: \mathrm{S}=1$ (sample/converter)/frame |
| $0 \times 45 \mathrm{~A}$ | $0 \times 80$ | Register $0 \times 45 \mathrm{~A}[7]=1: \mathrm{HD}=1 ;$ Register $0 \times 45 \mathrm{~A}[4: 0]=0 \times 00:$ always set $\mathrm{CF}=0$ |
| $0 \times 46 \mathrm{C}$ | $0 \times F F$ | Register $0 \times 46 \mathrm{C}[7: 0]=0 \times \mathrm{FF}:$ deskew Link Lane 0 to Link Lane 7 |
| $0 \times 476$ | $0 \times 01$ | Register $0 \times 476[7: 0]=0 \times 01: \mathrm{F}=1$ octet per frame |
| $0 \times 47 \mathrm{D}$ | $0 \times F F$ | Register $0 \times 47 \mathrm{D}[7: 0]=0 \times \mathrm{FF}:$ enable Link Lane 0 to Link Lane 7 |



Figure 54. JESD204B Mode 0 Data Deframing

Table 50. SPI Configuration Map-Register Settings for JESD204B Parameters for Mode 1

| Address | Setting | Description |
| :--- | :--- | :--- |
| $0 \times 453$ | $0 \times 07$ or $0 \times 87$ | Register $0 \times 453[7]=0$ or 1: scrambling disabled or enabled; Register $0 \times 453[4: 0]=0 \times 7: \mathrm{L}=8$ lanes per link |
| $0 \times 454$ | $0 \times 01$ | Register $0 \times 454[7: 0]=0 \times 01: \mathrm{F}=2$ octets per frame |
| $0 \times 455$ | $0 \times 0 \mathrm{~F}$ or $0 \times 1 \mathrm{~F}$ | Register $0 \times 455[4: 0]=0 \times 0 \mathrm{~F}$ or $0 \times 1 \mathrm{~F}: \mathrm{K}=16$ or 32 frames per multiframe |
| $0 \times 456$ | $0 \times 03$ | Register $0 \times 456[7: 0]=0 \times 03: \mathrm{M}=4$ converters per link |
| $0 \times 457$ | $0 \times 0 \mathrm{~F}$ | Register $0 \times 457[7: 6]=0 \times 0:$ always set CS $=0 ;$ Register $0 \times 457[4: 0]=0 \times 0 \mathrm{~F}: \mathrm{N}=16$, always set to 16-bit resolution |
| $0 \times 458$ | $0 \times 0 \mathrm{~F}$ or $0 \times 2 \mathrm{~F}$ | Register $0 \times 458[7: 5]=0 \times 0$ or $0 \times 1:$ Subclass 0 or Subclass 1; Register $0 \times 458[4: 0]=0 \times \mathrm{F}: \mathrm{NP}=16$ bits per sample |
| $0 \times 459$ | $0 \times 21$ | Register $0 \times 459[7: 5]=0 \times 1:$ set to JESD204B version; Register $0 \times 459[4: 0]=0 \times 1: \mathrm{S}=2$ (sample/converter)/frame |
| $0 \times 45 \mathrm{~A}$ | $0 \times 00$ | Register $0 \times 45 \mathrm{~A}[7]=0: \mathrm{HD}=0 ;$ Register $0 \times 45 \mathrm{~A}[4: 0]=0 \times 00:$ always set $\mathrm{CF}=0$ |
| $0 \times 46 \mathrm{C}$ | $0 \times F \mathrm{~F}$ | Register0x46C[7:0] = 0xFF: deskew Link Lane 0 to Link Lane 7 |
| $0 \times 476$ | $0 \times 02$ | Register $0 \times 476[7: 0]=0 \times 02: \mathrm{F}=2$ octets per frame |
| $0 \times 47 \mathrm{D}$ | $0 \times F F$ | Register $0 \times 47 \mathrm{D}[7: 0]=0 \times \mathrm{FF}:$ enable Link Lane 0 to Link Lane 7 |



Figure 55. JESD204B Mode 1 Data Deframing

Table 51. SPI Configuration Map-Register Settings for JESD204B Parameters for Mode 2

| Address | Setting | Description |
| :--- | :--- | :--- |
| $0 \times 453$ | $0 \times 03$ or $0 \times 83$ | Register $0 \times 453[7]=0$ or $1:$ scrambling disabled or enabled; Register $0 \times 453[4: 0]=0 \times 3: \mathrm{L}=4$ lanes per link |
| $0 \times 454$ | $0 \times 01$ | Register $0 \times 454[7: 0]=0 \times 01: \mathrm{F}=2$ octets per frame |
| $0 \times 455$ | $0 \times 0 \mathrm{~F}$ or $0 \times 1 \mathrm{~F}$ | Register $0 \times 455[4: 0]=0 \times 0 \mathrm{~F}$ or $0 \times 1 \mathrm{~F}: \mathrm{K}=16$ or 32 frames per multiframe |
| $0 \times 456$ | $0 \times 03$ | Register $0 \times 456[7: 0]=0 \times 03: \mathrm{M}=4$ converters per link |
| $0 \times 457$ | $0 \times 0 \mathrm{~F}$ | Register $0 \times 457[7: 6]=0 \times 0:$ always set $\mathrm{CS}=0 ;$ Register $0 \times 457[4: 0]=0 \times 0 \mathrm{~F}: \mathrm{N}=16$, always set to $16-\mathrm{bit}$ resolution |
| $0 \times 458$ | $0 \times 0 \mathrm{~F}$ or $0 \times 2 \mathrm{~F}$ | Register $0 \times 458[7: 5]=0 \times 0$ or $0 \times 1:$ Subclass 0 or Subclass $1 ;$ Register $0 \times 458[4: 0]=0 \times \mathrm{F}: \mathrm{NP}=16$ bits per sample |
| $0 \times 459$ | $0 \times 20$ | Register $0 \times 459[7: 5]=0 \times 1:$ set to JESD204B version; Register $0 \times 459[4: 0]=0 \times 0: \mathrm{S}=1$ (sample/converter)/frame |
| $0 \times 45 \mathrm{~A}$ | $0 \times 00$ | Register $0 \times 45 \mathrm{~A}[7]=0: \mathrm{HD}=0 ;$ Register $0 \times 45 \mathrm{~A}[4: 0]=0 \times 00:$ always set $\mathrm{CF}=0$ |
| $0 \times 46 \mathrm{C}$ | $0 \times 0 \mathrm{~F}$ | Register0x46C[7:0]=0x0F: deskew Link Lane 0 to Link Lane 3 |
| $0 \times 476$ | $0 \times 02$ | Register $0 \times 476[7: 0]=0 \times 02: \mathrm{F}=2$ octets per frame |
| $0 \times 47 \mathrm{D}$ | $0 \times 0 \mathrm{~F}$ | Register $0 \times 47 \mathrm{D}[7: 0]=0 \times 0 \mathrm{~F}:$ enable Link Lane 0 to Link Lane 3 |



Figure 56. JESD204B Mode 2 Data Deframing

Table 52. SPI Configuration Map-Register Settings for JESD204B Parameters for Mode 3

| Address | Setting | Description |
| :--- | :--- | :--- |
| $0 \times 453$ | $0 \times 01$ or $0 \times 81$ | Register $0 \times 453[7]=0$ or $1:$ scrambling disabled or enabled; Register $0 \times 453[4: 0]=0 \times 1: \mathrm{L}=2$ lanes per link |
| $0 \times 454$ | $0 \times 03$ | Register $0 \times 454[7: 0]=0 \times 03: \mathrm{F}=4$ octets per frame |
| $0 \times 455$ | $0 \times 0 \mathrm{~F}$ or $0 \times 1 \mathrm{~F}$ | Register $0 \times 455[4: 0]=0 \times 0 \mathrm{~F}$ or $0 \times 1 \mathrm{~F}: \mathrm{K}=16$ or 32 frames per multiframe |
| $0 \times 456$ | $0 \times 03$ | Register $0 \times 456[7: 0]=0 \times 03: \mathrm{M}=4$ converters per link |
| $0 \times 457$ | $0 \times 0 \mathrm{~F}$ | Register $0 \times 457[7: 6]=0 \times 0:$ always set $\mathrm{CS}=0 ;$ Register $0 \times 457[4: 0]=0 \times 0 \mathrm{~F}: \mathrm{N}=16$, always set to 16 -bit resolution |
| $0 \times 458$ | $0 \times 0 \mathrm{~F}$ or $0 \times 2 \mathrm{~F}$ | Register $0 \times 458[7: 5]=0 \times 0$ or $0 \times 1:$ Subclass 0 or Subclass $1 ;$ Register $0 \times 458[4: 0]=0 \times \mathrm{F}: \mathrm{NP}=16$ bits per sample |
| $0 \times 459$ | $0 \times 20$ | Register $0 \times 459[7: 5]=0 \times 1:$ set to JESD204B version; Register $0 \times 459[4: 0]=0 \times 0: \mathrm{S}=1$ (sample/converter)/frame |
| $0 \times 45 \mathrm{~A}$ | $0 \times 00$ | Register $0 \times 45 \mathrm{~A}[7]=0: \mathrm{HD}=0 ;$ Register $0 \times 45 \mathrm{~A}[4: 0]=0 \times 00$ : always set $\mathrm{CF}=0$ |
| $0 \times 46 \mathrm{C}$ | $0 \times 03$ | Register0x46C[7:0] = 0x03: deskew Link Lane 0 and Link Lane 1 |
| $0 \times 476$ | $0 \times 04$ | Register $0 \times 476[7: 0]=0 \times 04: \mathrm{F}=4$ octets per frame |
| $0 \times 47 \mathrm{D}$ | $0 \times 03$ | Register $0 \times 47 \mathrm{D}[7: 0]=0 \times 03:$ enable Link Lane 0 and Link Lane 1 |



Table 53. SPI Configuration Map-Register Settings for JESD204B Parameters for Mode 4

| Address | Setting | Description |
| :--- | :--- | :--- |
| $0 \times 453$ | $0 \times 03$ or $0 \times 83$ | Register $0 \times 453[7]=0$ or $1:$ scrambling disabled or enabled; Register $0 \times 453[4: 0]=0 \times 3: \mathrm{L}=4$ lanes per link |
| $0 \times 454$ | $0 \times 00$ | Register $0 \times 454[7: 0]=0 \times 00: \mathrm{F}=1$ octet per frame |
| $0 \times 455$ | $0 \times 1 \mathrm{~F}$ | Register $0 \times 455[4: 0]=0 \times 1 \mathrm{~F}: \mathrm{K}=32$ frames per multiframe |
| $0 \times 456$ | $0 \times 01$ | Register $0 \times 456[7: 0]=0 \times 01: \mathrm{M}=2$ converters per link |
| $0 \times 457$ | $0 \times 0 \mathrm{~F}$ | Register $0 \times 457[7: 6]=0 \times 0:$ always set $\mathrm{CS}=0 ;$ Register $0 \times 457[4: 0]=0 \times 0 \mathrm{~F}: \mathrm{N}=16$, always set to 16-bit resolution |
| $0 \times 458$ | $0 \times 0 \mathrm{~F}$ or $0 \times 2 \mathrm{~F}$ | Register $0 \times 458[7: 5]=0 \times 0$ or $0 \times 1:$ Subclass 0 or Subclass 1; Register $0 \times 458[4: 0]=0 \times \mathrm{F}: \mathrm{NP}=16$ bits per sample |
| $0 \times 459$ | $0 \times 20$ | Register $0 \times 459[7: 5]=0 \times 1:$ set to JESD204B version; Register $0 \times 459[4: 0]=0 \times 0: \mathrm{S}=1$ (sample/converter)/frame |
| $0 \times 45 \mathrm{~A}$ | $0 \times 01$ | Register $0 \times 45 \mathrm{~A}[7]=1: \mathrm{HD}=1 ;$ Register $0 \times 45 \mathrm{~A}[4: 0]=0 \times 00:$ always set $\mathrm{CF}=0$ |
| $0 \times 46 \mathrm{C}$ | $0 \times 0 \mathrm{~F}$ | Register0x46C[7:0] = 0x0F: deskew Link Lane 0 to Link Lane 3 |
| $0 \times 476$ | $0 \times 01$ | Register $0 \times 476[7: 0]=0 \times 01: \mathrm{F}=1$ octet per frame |
| $0 \times 47 \mathrm{D}$ | $0 \times 0 \mathrm{~F}$ | Register $0 \times 47 \mathrm{D}[7: 0]=0 \times 0 \mathrm{~F}:$ enable Link Lane 0 to Link Lane 3 |

See Figure 53 for an illustration of the AD9144 JESD204B Mode 4 data deframing process.
Table 54. SPI Configuration Map-Register Settings for JESD204B Parameters for Mode 5

| Address | Setting | Description |
| :--- | :--- | :--- |
| $0 \times 453$ | $0 \times 03$ or $0 \times 83$ | Register $0 \times 453[7]=0$ or $1:$ scrambling disabled or enabled; Register $0 \times 453[4: 0]=0 \times 3: \mathrm{L}=4$ lanes per link |
| $0 \times 454$ | $0 \times 01$ | Register $0 \times 454[7: 0]=0 \times 01: \mathrm{F}=2$ octets per frame |
| $0 \times 455$ | $0 \times 0 \mathrm{~F}$ or $0 \times 1 \mathrm{~F}$ | Register $0 \times 455[4: 0]=0 \times 0 \mathrm{~F}$ or $0 \times 1 \mathrm{~F}: \mathrm{K}=16$ or 32 frames per multiframe |
| $0 \times 456$ | $0 \times 01$ | Register $0 \times 456[7: 0]=0 \times 01: \mathrm{M}=2$ converters per link |
| $0 \times 457$ | $0 \times 0 \mathrm{~F}$ | Register $0 \times 457[7: 6]=0 \times 0:$ always set $\mathrm{CS}=0 ;$ Register $0 \times 457[4: 0]=0 \times 0 \mathrm{~F}: \mathrm{N}=16$, always set to 16 -bit resolution |
| $0 \times 458$ | $0 \times 0 \mathrm{~F}$ or $0 \times 2 \mathrm{~F}$ | Register $0 \times 458[7: 5]=0 \times 0$ or $0 \times 1:$ Subclass 0 or Subclass $1 ;$ Register $0 \times 458[4: 0]=0 \times \mathrm{F}: \mathrm{NP}=16$ bits per sample |
| $0 \times 459$ | $0 \times 21$ | Register $0 \times 459[7: 5]=0 \times 1:$ set to JESD204B version; Register 0x459[4:0] $=0 \times 1: \mathrm{S}=2$ (sample/converter)/frame |
| $0 \times 45 \mathrm{~A}$ | $0 \times 00$ | Register $0 \times 45 \mathrm{~A}[7]=0: \mathrm{HD}=0 ;$ Register $0 \times 45 \mathrm{~A}[4: 0]=0 \times 00:$ always set $\mathrm{CF}=0$ |
| $0 \times 46 \mathrm{C}$ | $0 \times 0 \mathrm{~F}$ | Register0x46C[7:0] = 0x0F: deskew Link Lane 0 to Link Lane 3 |
| $0 \times 476$ | $0 \times 02$ | Register $0 \times 476[7: 0]=0 \times 02: \mathrm{F}=2$ octets per frame |
| $0 \times 47 \mathrm{D}$ | $0 \times 0 \mathrm{~F}$ | Register $0 \times 47 \mathrm{D}[7: 0]=0 \times 0 \mathrm{~F}:$ enable Link Lane 0 to Link Lane 3 |



Figure 58. JESD204B Mode 5 Data Deframing

Table 55. SPI Configuration Map-Register Settings for JESD204B Parameters for Mode 6

| Address | Setting | Description |
| :--- | :--- | :--- |
| $0 \times 453$ | $0 \times 01$ or $0 \times 81$ | Register $0 \times 453[7]=0$ or $1:$ scrambling disabled or enabled, Register $0 \times 453[4: 0]=0 \times 1: \mathrm{L}=2$ lanes per link |
| $0 \times 454$ | $0 \times 01$ | Register $0 \times 454[7: 0]=0 \times 01: \mathrm{F}=2$ octets per frame |
| $0 \times 455$ | $0 \times 0 \mathrm{~F}$ or $0 \times 1 \mathrm{~F}$ | Register $0 \times 455[4: 0]=0 \times 0 \mathrm{~F}$ or $0 \times 1 \mathrm{~F}: \mathrm{K}=16$ or 32 frames per multiframe |
| $0 \times 456$ | $0 \times 01$ | Register $0 \times 456[7: 0]=0 \times 01: \mathrm{M}=2$ converters per link |
| $0 \times 457$ | $0 \times 0 \mathrm{~F}$ | Register $0 \times 457[7: 6]=0 \times 0:$ always set $\mathrm{CS}=0 ;$ Register $0 \times 457[4: 0]=0 \times 0 \mathrm{~F}: \mathrm{N}=16$, always set to 16 -bit resolution |
| $0 \times 458$ | $0 \times 0 \mathrm{~F}$ or $0 \times 2 \mathrm{~F}$ | Register $0 \times 458[7: 5]=0 \times 0$ or $0 \times 1:$ Subclass 0 or Subclass $1 ;$ Register $0 \times 458[4: 0]=0 \times \mathrm{F}: \mathrm{NP}=16$ bits per sample |
| $0 \times 459$ | $0 \times 20$ | Register $0 \times 459[7: 5]=0 \times 1:$ set to JESD204B version; Register $0 \times 459[4: 0]=0 \times 0: \mathrm{S}=1$ (sample/converter)/frame |
| $0 \times 45 \mathrm{~A}$ | $0 \times 00$ | Register $0 \times 45 \mathrm{~A}[7]=0: \mathrm{HD}=0 ;$ Register $0 \times 45 \mathrm{~A}[4: 0]=0 \times 00:$ always set $\mathrm{CF}=0$ |
| $0 \times 46 \mathrm{C}$ | $0 \times 03$ | Register0x46C[7:0]=0x03: deskew Link Lane 0 and Link Lane 1 |
| $0 \times 476$ | $0 \times 02$ | Register $0 \times 476[7: 0]=0 \times 02: \mathrm{F}=2$ octets per frame |
| $0 \times 47 \mathrm{D}$ | $0 \times 03$ | Register $0 \times 47 \mathrm{D}[7: 0]=0 \times 03:$ enable Link Lane 0 and Link Lane 1 |



Figure 59. JESD204B Mode 6 Data Deframing

AD9144

Table 56. SPI Configuration Map-Register Settings for JESD204B Parameters for Mode 7

| Address | Setting | Description |
| :--- | :--- | :--- |
| $0 \times 453$ | $0 \times 00$ or $0 \times 80$ | Register $0 \times 453[7]=0$ or $1:$ scrambling disabled or enabled, Register $0 \times 453[4: 0]=0 \times 0: \mathrm{L}=1$ lane per link |
| $0 \times 454$ | $0 \times 03$ | Register $0 \times 454[7: 0]=0 \times 03: \mathrm{F}=4$ octets per frame |
| $0 \times 455$ | $0 \times 0 \mathrm{~F}$ or $0 \times 1 \mathrm{~F}$ | Register $0 \times 455[4: 0]=0 \times 0 \mathrm{~F}$ or $0 \times 1 \mathrm{~F}: \mathrm{K}=16$ or 32 frames per multiframe |
| $0 \times 456$ | $0 \times 01$ | Register $0 \times 456[7: 0]=0 \times 01: \mathrm{M}=2$ converters per link |
| $0 \times 457$ | $0 \times 0 \mathrm{~F}$ | Register $0 \times 457[7: 6]=0 \times 0:$ always set $\mathrm{CS}=0 ;$ Register $0 \times 457[4: 0]=0 \times 0 \mathrm{~F}: \mathrm{N}=16$, always set to 16-bit resolution |
| $0 \times 458$ | $0 \times 0 \mathrm{~F}$ or $0 \times 2 \mathrm{~F}$ | Register $0 \times 458[7: 5]=0 \times 0$ or $0 \times 1:$ Subclass 0 or Subclass 1; Register $0 \times 458[4: 0]=0 \times \mathrm{F}: \mathrm{NP}=16$ bits per sample |
| $0 \times 459$ | $0 \times 20$ | Register $0 \times 459[7: 5]=0 \times 1:$ set to JESD204B version; Register $0 \times 459[4: 0]=0 \times 0: \mathrm{S}=1$ (sample/converter)/frame |
| $0 \times 45 \mathrm{~A}$ | $0 \times 00$ | Register $0 \times 45 \mathrm{~A}[7]=0: \mathrm{HD}=0 ;$ Register $0 \times 45 \mathrm{~A}[4: 0]=0 \times 00:$ always set $\mathrm{CF}=0$ |
| $0 \times 46 \mathrm{C}$ | $0 \times 01$ | Register0x46C[7:0] = 0x01: deskew Link Lane 0 |
| $0 \times 476$ | $0 \times 04$ | Register $0 \times 476[7: 0]=0 \times 04: \mathrm{F}=4$ octets per frame |
| $0 \times 47 \mathrm{D}$ | $0 \times 01$ | Register $0 \times 47 \mathrm{D}[7: 0]=0 \times 01:$ enable Link Lane 0 |



Figure 60. JESD204B Mode 7 Data Deframing

Table 57. SPI Configuration Map-Register Settings for JESD204B Parameters for Mode 9

| Address | Setting | Description |
| :--- | :--- | :--- |
| $0 \times 453$ | $0 \times 01$ or $0 \times 81$ | Register $0 \times 453[7]=0$ or $1:$ scrambling disabled or enabled, Register $0 \times 453[4: 0]=0 \times 1: \mathrm{L}=2$ lanes per link |
| $0 \times 454$ | $0 \times 00$ | Register $0 \times 454[7: 0]=0 \times 00: \mathrm{F}=1$ octet per frame |
| $0 \times 455$ | $0 \times 1 \mathrm{~F}$ | Register $0 \times 455[4: 0]=0 \times 1 \mathrm{~F}: \mathrm{K}=32$ frames per multiframe |
| $0 \times 456$ | $0 \times 00$ | Register $0 \times 456[7: 0]=0 \times 00: \mathrm{M}=1$ converter per link |
| $0 \times 457$ | $0 \times 0 \mathrm{~F}$ | Register $0 \times 457[7: 6]=0 \times 0:$ always set $\mathrm{CS}=0 ;$ Register $0 \times 457[4: 0]=0 \times 0 \mathrm{~F}: \mathrm{N}=16$, always set to 16-bit resolution |
| $0 \times 458$ | $0 \times 0 \mathrm{~F}$ or $0 \times 2 \mathrm{~F}$ | Register $0 \times 458[7: 5]=0 \times 0$ or $0 \times 1:$ Subclass 0 or Subclass $1 ;$ Register $0 \times 458[4: 0]=0 \times \mathrm{F}: \mathrm{NP}=16$ bits per sample |
| $0 \times 459$ | $0 \times 20$ | Register $0 \times 459[7: 5]=0 \times 1:$ Set to JESD204B version; Register $0 \times 459[4: 0]=0 \times 0: \mathrm{S}=1$ (sample/converter)/frame |
| $0 \times 45 \mathrm{~A}$ | $0 \times 01$ | Register $0 \times 45 \mathrm{~A}[7]=1: \mathrm{HD}=1 ;$ Register $0 \times 45 \mathrm{~A}[4: 0]=0 \times 00:$ always set $\mathrm{CF}=0$ |
| $0 \times 46 \mathrm{C}$ | $0 \times 03$ | Register0x46C[7:0] = 0x03: deskew Link Lane 0 and Link Lane 1 |
| $0 \times 476$ | $0 \times 01$ | Register $0 \times 476[7: 0]=0 \times 01: \mathrm{F}=1$ octet per frame |
| $0 \times 47 \mathrm{D}$ | $0 \times 03$ | Register $0 \times 47 \mathrm{D}[7: 0]=0 \times 03:$ enable Link Lane 0 and Link Lane 1 |



Figure 61. JESD204B Mode 9 Data Deframing

AD9144

Table 58. SPI Configuration Map-Register Settings for JESD204B Parameters for Mode 10

| Address | Setting | Description |
| :--- | :--- | :--- |
| $0 \times 453$ | $0 \times 00$ or $0 \times 80$ | Register $0 \times 453[7]=0$ or $1:$ scrambling disabled or enabled, Register $0 \times 453[4: 0]=0 \times 0: \mathrm{L}=1$ lane per link |
| $0 \times 454$ | $0 \times 01$ | Register $0 \times 454[7: 0]=0 \times 01: \mathrm{F}=2$ octets per frame |
| $0 \times 455$ | $0 \times 0 \mathrm{~F}$ or $0 \times 1 \mathrm{~F}$ | Register $0 \times 455[4: 0]=0 \times 0 \mathrm{~F}$ or $0 \times 1 \mathrm{~F}: \mathrm{K}=16$ or 32 frames per multiframe |
| $0 \times 456$ | $0 \times 00$ | Register $0 \times 456[7: 0]=0 \times 00: \mathrm{M}=1$ converter per link |
| $0 \times 457$ | $0 \times 0 \mathrm{~F}$ | Register $0 \times 457[7: 6]=0 \times 0:$ always set $\mathrm{CS}=0 ;$ Register $0 \times 457[4: 0]=0 \times 0 \mathrm{~F}: \mathrm{N}=16$, always set to 16-bit resolution |
| $0 \times 458$ | $0 \times 0 \mathrm{~F}$ or $0 \times 2 \mathrm{~F}$ | Register $0 \times 458[7: 5]=0 \times 0$ or $0 \times 1:$ Subclass 0 or Subclass 1; Register $0 \times 458[4: 0]=0 \times \mathrm{F}: \mathrm{NP}=16$ bits per sample |
| $0 \times 459$ | $0 \times 20$ | Register $0 \times 459[7: 5]=0 \times 1:$ set to JESD204B version; Register $0 \times 459[4: 0]=0 \times 0: \mathrm{S}=1$ (sample/converter)/frame |
| $0 \times 45 \mathrm{~A}$ | $0 \times 00$ | Register $0 \times 45 \mathrm{~A}[7]=0: \mathrm{HD}=0 ;$ Register $0 \times 45 \mathrm{~A}[4: 0]=0 \times 00:$ always set $\mathrm{CF}=0$ |
| $0 \times 46 \mathrm{C}$ | $0 \times 01$ | Register0x46C[7:0] = 0x01: deskew Link Lane 0 |
| $0 \times 476$ | $0 \times 02$ | Register $0 \times 476[7: 0]=0 \times 02: \mathrm{F}=2$ octets per frame |
| $0 \times 47 \mathrm{D}$ | $0 \times 01$ | Register $0 \times 47 \mathrm{D}[7: 0]=0 \times 01:$ enable Link Lane 0 |



Figure 62. JESD204B Mode 10 Data Deframing

## JESD204B TEST MODES

## PHY PRBS Testing

The JESD204B receiver on the AD9144 includes a PRBS pattern checker on the back end of its physical layer. This functionality enables bit error rate (BER) testing of each physical lane of the JESD204B link. The PHY PRBS pattern checker does not require that the JESD204B link be established. The pattern checker can synchronize with a PRBS7, PRBS15, or PRBS31 data pattern. PRBS pattern verification can be done on multiple lanes simultaneously. The error counts for failing lanes are reported for one JESD204B lane at a time. The process for performing PRBS testing on the AD9144 is as follows:

1. Start sending a PRBS7, PRBS15, or PRBS31 pattern from the JESD204B transmitter.
2. Select and write the appropriate PRBS pattern to Register 0x316[3:2], as shown in Table 59.
3. Enable the PHY test for all lanes being tested by writing to PHY_TEST_EN (Register 0x315). Each bit of Register 0x315 enables the PRBS test for the corresponding lane. For example, writing a 1 to Bit 0 enables the PRBS test for Physical Lane 0.
4. Toggle PHY_TEST_RESET (Register 0x316[0]) from 0 to 1 then back to 0 .
5. Set PHY_PRBS_ERROR_THRESHOLD (Register 0x319 to Register 0x317) as desired.
6. Write a 0 and then a 1 to PHY_TEST_START (Register 0x316[1]). The rising edge of PHY_TEST_START starts the test.
7. Wait 500 ms .
8. Stop the test by writing PHY_TEST_START
$($ Register $0 \times 316[1])=0$.
9. Read the PRBS test results.
a. Each bit of PHY_PRBS_PASS (Register 0x31D) corresponds to one SERDES lane: 0 is fail, 1 is pass.
b. The number of PRBS errors seen on each failing lane can be read by writing the lane number to check ( 0 to 7 ) in the PHY_SRC_ERR_CNT (Register 0x316[6:4]) and reading the PHY_PRBS_ERR_COUNT (Register 0x31C to Register $0 \times 31 \mathrm{~A}$ ). The maximum error count is $2^{24-1}$. If all bits of Register $0 \times 31 \mathrm{C}$ to Register 0x31A are high, the maximum error count on the selected lane has been exceeded.

Table 59. PHY PRBS Pattern Selection

| PHY_PRBS_PAT_SEL Setting <br> (Register 0x316[3:2]) |  |
| :--- | :--- |
| Ob00 (default) | PRBS Pattern |
| 0b01 | PRBS715 |
| 0b10 | PRBS31 |

## Transport Layer Testing

The JESD204B receiver in the AD9144 supports the short transport layer (STPL) test as described in the JESD204B standard. This test can be used to verify the data mapping between the JESD204B transmitter and receiver. To perform this test, this function must be implemented in the logic device and enabled there. Before running the test on the receiver side, the link must be established and running without errors (see the Device Setup Guide section).
The STPL test ensures that each sample from each converter is mapped appropriately according to the number of converters (M) and the number of samples per converter (S). As specified in the JESD204B standard, the converter manufacturer specifies what test samples are transmitted. Each sample must have a unique value. For example, if $M=2$ and $S=2$, there are 4 unique samples transmitted repeatedly until the test is stopped. The expected sample must be programmed into the device, and the expected sample is compared to the received sample one sample at a time until all have been tested. The process for performing this test on the AD9144 is as follows:

1. Synchronize the JESD204B link.
2. Enable the STPL test at the JESD204B Tx.
3. Select Converter 0 Sample 0 for testing. Write SHORT_TPL_DAC_SEL (Register 0x32C[3:2]) $=0$ and SHORT_TPL_SP_SEL (Register 0x32C[5:4]) $=0$.
4. Set the expected test sample for Converter 0 , Sample 0. Program the expected 16-bit test sample into the SHORT_TPL_REF_SP registers (Register 0x32E and Register 0x32D).
5. Enable the STPL test. Write SHORT_TPL_TEST_EN (Register 0x32C[0]) $=1$.
6. Toggle the STPL reset. SHORT_TPL_TEST_RESET (Register 0x32C[1]) from 0 to 1 then back to 0 .
7. Check for failures. Read SHORT_TPL_FAIL (Register $0 \times 32 \mathrm{~F}[0]$ ): 0 is pass, 1 is fail.
8. Repeat Step 3 to Step 7 for each sample of each converter, Convo $_{0}$ Sample $_{0}$ through Convm-1 Samples-1.

## Repeated CGS and ILAS Test

As per Section 5.3.3.8.2 of the JESD204B specification, the AD9144 can check that a constant stream of /K28.5/ characters is being received, or that CGS followed by a constant stream of ILAS is being received.
To run a repeated CGS test, send a constant stream of /K28.5/ characters to the AD9144 SERDES inputs. Next, set up the device and enable the links as described in the Device Setup Guide section. Ensure that the /K28.5/ characters are being received by verifying that the $\overline{\text { SYNCOUTx } \pm}$ has been deasserted and that CGS has passed for all enabled link lanes by reading Register 0x470. Program Register 0x300[2] $=0$ to monitor the status of lanes on Link 0 , and Register $0 \times 300[2]=1$ to monitor the status of lanes on Link 1 for dual-link mode.

To run the CGS followed by a repeated ILAS sequence test, follow the Device Setup Guide section; however, before performing the last write (enabling the links), enable the ILAS test mode by writing a 1 to Register 0x477[7]. Then, enable the links. When the device recognizes four CGS characters on each lane, it de-asserts the $\overline{\text { SYNCOUTx } \pm \text {. At this point, the }}$ transmitter starts sending a repeated ILAS sequence.
Read Register 0x473 to verify that initial lane synchronization has passed for all enabled link lanes. Program Register 0x300[2] $=0$ to monitor the status of lanes on Link 0 , and Register $0 \times 300[2]=1$ to monitor the status of lanes on Link 1 for dual-link mode.

## JESD204B ERROR MONITORING

Disparity, Not in Table, and Unexpected Control Character Errors
As per Section 7.6 of the JESD204B specification, the AD9144 can detect disparity errors, not in table errors, and unexpected control character errors, and can optionally issue a sync request and reinitialize the link when errors occur.

Note that the disparity error counter counts all characters with invalid disparity, regardless of whether they are in the 8-bit/10-bit decoding table. This is a minor deviation from the JESD204B specification, which only counts disparity errors when they are in the 8 -bit/ 10 -bit decoding table.

## Checking Error Counts

The error count can be checked for disparity errors, not in table errors, and unexpected control character errors. The error counts are on a per lane and per error type basis. Note that the lane select and counter select are programmed into Register 0x46B, and the error count is read back from the same address. To check the error count, complete the following steps:

1. Select the desired link lane and error type of the counter to view. Write these to Register 0x46B according to Table 60.
To select a link lane, first select a link (Register 0x300[2] = 0 to select Link 0 or Register 0x300[2] = 1 to select Link 1 (dual-link only)).
Note that when using Link 1, Link Lane x refers to Logical Lane x + 4 .
2. Read the error count from Register 0x46B. Note that the maximum error count is equal to the error threshold set in Register 0x47C.

Table 60. Error Counters

| Addr. | Bits | Variable | Description |
| :---: | :---: | :---: | :--- |
| $0 \times 46 \mathrm{~B}$ | $[6: 4]$ | LaneSel | LaneSel = $x$ to monitor the error <br> count of Link Lane . See the notes <br> on link lane in Step 1 of the Checking <br> Error Counts section. |
|  | $[1: 0]$ | CntrSel | CntrSel = Ob00 for bad running <br> disparity counter. |
| CntrSel = 0b01 for not in table error |  |  |  |
| counter. |  |  |  |
| CntrSel = 0b10 for unexpected control |  |  |  |
| character counter. |  |  |  |

## Check for Error Count Over Threshold

In addition to reading the error count per lane and error type as described in the Checking Error Counts section, the user can check a register to see if the error count for a given error type has reached a programmable threshold.

The same error threshold is used for the three error types (disparity, not in table, and unexpected control character). The error counters are on a per error type basis. To use this feature, complete the following steps:

1. Program the desired error count threshold into ERRORTHRES (Register 0x47C).
2. Read back the error status for each error type to see if the error count has reached the error threshold.

- Disparity errors are reported in Register 0x46D.
- Not in table errors are reported in Register 0x46E.
- Unexpected control characters are reported in Register 0x46F.


## Error Counter and IRQ Control

The user can write to Register 0x46D and Register 0x46F to reset or disable the error counts and to reset the IRQ for a given lane. Note that these are the same registers that are used to report error count over threshold (see the Check for Error Count Over Threshold section); therefore, the readback is not the value that was written. For each error type

1. Select the link lane to access. To select a link lane, first select a link (Register 0x300[2] $=0$ to select Link 0 , Register $0 \times 300$ [2] = 1 to select Link 1 (dual-link only)). Note that when using Link 1, Link Lane x refers to Logical Lane $\mathrm{x}+4$.
2. Decide whether to reset the IRQ, disable the error count, and/or reset the error count for the given lane and error type.
3. Write the link lane and desired reset or disable action to Register 0x46D to Register 0x46F according to Table 61.

Table 61. Error Counter and IRQ Control: Disparity (Register 0x46D), Not In Table (Register 0x46E), Unexpected Control Character (Register 0x46F)

| Bits | Variable | Description |
| :--- | :--- | :--- |
| 7 | RstIRQ | RstIRQ $=1$ to reset IRQ for the lane <br> selected in Bits[2:0]. |
| 6 | Disable_ErrCnt | Disable_ErrCnt $=1$ to disable the error <br> count for the lane selected in Bits[2:0]. |
| 5 | RstErrCntr | RsteErrCntr $=1$ to reset the error <br> count for the lane selected in Bits[2:0]. |
| $[2: 0]$ | LaneAddr | LaneAddr $=x$ to monitor the error <br> count of Link Lane $x$. See the notes on <br> link lane in Step 1 of the Checking <br> Error Counts section. |

## Monitoring Errors via $\overline{\text { SYNCOUTx } \pm}$

When one or more disparity, not in table, or unexpected control character error occurs, the error is reported on the SYNCOUTx $\pm$ pins as per Section 7.6 of the JESD204B specification. The JESD204B specification states that the SYNCOUTx $\pm$ signal is asserted for exactly 2 frame periods when an error occurs. For the AD9144, the width of the $\overline{\text { SYNCOUTx } \pm}$ pulse can be programmed to $1 / 2,1$, or 2 PClock cycles. The settings to achieve a $\overline{\text { SYNCOUTx } \pm}$ pulse of 2 frame clock cycles are given in Table 62.

Table 62. Setting $\overline{\text { SYNCOUTx } \pm}$ Error Pulse Duration

| JESD Mode <br> DDs | PClockFactor <br> (Frames/PClock) | SYNCB_ERR_DUR <br> (Register 0x312[5:4]) Setting |
| :--- | :--- | :--- |
| $0,4,9$ | 4 | 0 (default) |
| $1,2,5,6,10$ | 2 | 1 |
| 3,7 | 1 | 2 |

${ }^{1}$ These register settings assert the $\overline{\text { SYNCOUTx } \pm}$ signal for 2 frame clock cycles
pulse widths. pulse widths.

## Disparity, NIT, Unexpected Control Character IRQs

For disparity, not in table, and unexpected control character errors, error count over the threshold events are available as IRQ events. Enable these events by writing to Register 0x47A[7:5]. The IRQ event status can be read at the same address (Register 0x47A[7:5]) after the IRQs are enabled.
See the Error Counter and IRQ Control section for information on resetting the IRQ. See the Interrupt Request Operation section for more information on IRQs.

## Errors Requiring Reinitializing

A link reinitialization automatically occurs when four invalid disparity characters are received, as per Section 7.1 of the JESD204B specification. When a link reinitialization occurs, the resync request is 5 frames and 9 octets long.
The user can optionally reinitialize the link when the error count for disparity errors, not in table errors, or unexpected control characters reaches a programmable error threshold. The process to enable the reinitialization feature for certain error types is as follows:

1. Set THRESHOLD_MASK_EN (Register 0x477[3]) $=1$. Note that when this bit is set, unmasked errors do not saturate at either the threshold or maximum value.
2. Enable the sync assertion mask for each type of error by writing to SYNC_ASSERTION_MASK (Register 0x47B[7:5]) according to Table 63.
3. Program the desired error counter threshold into ERRORTHRES (Register 0x47C).
4. For each error type enabled in the SYNC_ASSERTION_ MASK register, if the error counter on any lane reaches the programmed threshold, $\overline{\text { SYNCOUTx } \pm}$ falls, issuing a sync request. Note that all error counts are reset when a link reinitialization occurs. The IRQ does not reset and must be reset manually.

Table 63. Sync Assertion Mask

| Addr. | Bit No. | Bit Name | Description |
| :--- | :--- | :--- | :--- |
| 0x47B | 7 | BADDIS_S | Set to 1 to assert $\overline{\text { SYNCOUTx } \pm}$ <br> if the disparity error count <br> reaches the threshold |
|  | 6 | NIT_S | Set to 1 to assert $\overline{\text { SYNCOUTx } \pm}$ <br> if the not in table error count <br> reaches the threshold |
|  | 5 | UCC_S | Set to 1 to assert $\overline{\text { SYNCOUTx } \pm}$ <br> if the unexpected control <br> character count reaches the <br> threshold |

## CGS, Frame Sync, Checksum, and ILAS Monitoring

Register 0x470 to Register 0x473 can be monitored to verify that each stage of JESD204B link establishment has occurred. Program Register 0x300[2] $=0$ to monitor the status of the lanes on Link 0 , and Register $0 \times 300[2]=1$ to monitor the status of the lanes on Link 1.
Bit x of CODEGRPSYNCFLAG (Register 0x470) is high if Link Lane x received at least four K28.5 characters and passed code group synchronization.
Bit $x$ of FRAMESYNCFLAG (Register 0x471) is high if Link Lane $x$ completed initial frame synchronization.
Bit x of GOODCHKSUMFLG (Register 0x472) is high if the checksum sent over the lane matches the sum of the JESD204B parameters sent over the lane during ILAS for Link Lane x . The parameters can be added either by summing the individual fields in registers or summing the packed register. If Register $0 \times 300[6]=$ 0 (default), the calculated checksums are the lower 8 bits of the sum of the following fields: DID, BID, LID, SCR, $\mathrm{L}-1, \mathrm{~F}-1, \mathrm{~K}-1$, $\mathrm{M}-1, \mathrm{~N}-1$, SUBCLASSV, $\mathrm{NP}-1$, JESDV, $\mathrm{S}-1$, and HD. If Register $0 \times 300[6]=1$, the calculated checksums are the lower 8 bits of the sum of Register 0x400 to Register 0x40C and LID.
Bit x of INITIALLANESYNC (Register 0x473) is high if Link Lane x passed the initial lane alignment sequence.

## CGS, FrameSync, Checksum, and ILAS IRQs

Fail signals for CGS, FrameSync, CheckSum, and ILAS are available as IRQ events. Enable them by writing to Register 0x47A[3:0]. The IRQ event status can be read at the same address (Register 0x47A[3:0]) after the IRQs are enabled. Write a 1 to Register 0x470[7] to reset the CGS IRQ. Write a 1 to Register 0x471 to reset the FrameSync IRQ. Write a 1 to Register 0x472 to reset the CheckSum IRQ. Write a 1 to Register 0x473 to reset the ILAS IRQ.
See the Interrupt Request Operation section for more information.

AD9144

## Configuration Mismatch IRQ

The AD9144 has a configuration mismatch flag that is available as an IRQ event. Use Register 0x47B[3] to enable the mismatch flag (it is enabled by default), and then use Register $0 \times 47 \mathrm{~B}[4]$ to read back its status and reset the IRQ signal. See the Interrupt Request Operation section for more information.

The configuration mismatch event flag is high when the link configuration settings (in Register 0x450 to Register 0x45D) do not match the JESD204B transmitted settings (Register 0x400 to Register 0x40D). All these registers are paged per link (in Register 0x300).

Note that this function is different from the good checksum flags in Register 0x472. The good checksum flags ensure that the transmitted checksum matches a calculated checksum based on the transmitted settings. The configuration mismatch event ensures that the transmitted settings match the configured settings.

## HARDWARE CONSIDERATIONS

## Power Supply Recommendations

The power supply domains are described in Table 64. The power supplies can be grouped into separate PCB domains, as show in Figure 63. All the AD9144 supply domains must remain as noise free as possible for the best operation. Power supply noise has a frequency component that affects performance, and is specified in terms of V rms. Figure 64 shows the recommended power supply components.

An LC filter on the output of the power supply is recommended to attenuate the noise, and must be placed as close to the AD9144 as possible. An effective filter is shown in Figure 63. This filter scheme reduces high frequency noise components. Each of the power supply pins of the AD9144 must also have a $0.1 \mu \mathrm{~F}$ capacitor connected to the ground plane, as shown in Figure 63. Place the capacitor as close to the supply pin as possible. Adjacent power pins can share a bypass capacitor. Connect the ground pins of the AD9144 to the ground plane using vias.

## Power and Ground Planes

Solid ground planes are recommended to avoid ground loops and to provide a solid, uninterrupted ground reference for the high speed transmission lines that require controlled impedances. Do not use segmented power planes as a reference for controlled impedances unless the entire length of the controlled impedance trace traverses across only a single segmented plane. These and additional guidelines for the topology of high speed transmission lines are described in the JESD204B Serial Interface Inputs (SERDIN0 $\pm$ to SERDIN7 $\pm$ ) section.

Table 64. Power Supplies

| Supply Domain | Voltage (V) | Circuitry |
| :---: | :---: | :---: |
| DVDD12 ${ }^{1}$ | 1.2 | Digital core |
| PVDD12 ${ }^{2}$ | 1.2 | DAC PLL |
| SVDD12 ${ }^{3}$ | 1.2 | JESD204B receiver interface |
| CVDD12 ${ }^{1}$ | 1.2 | DAC clocking |
| IOVDD | 1.8 | SPI interface |
| $V_{T T}{ }^{4}$ | 1.2 | $\mathrm{V}_{\text {TT }}$ |
| SIOVDD33 | 3.3 | Sync LVDS transmit |
| AVDD33 | 3.3 | DAC |
| ${ }^{1}$ This supply requires a 1.3 V supply when operating at maximum DAC sample rates. See Table 3 for details. <br> ${ }^{2}$ This supply can be combined with CVDD12 on the same regulator with a separate supply filter network and sufficient bypass capacitors near the pins. <br> ${ }^{3}$ This supply requires a 1.3 V supply when operating at maximum interface rates. See Table 4 for details. <br> ${ }^{4}$ This supply can be connected to SVDD12 and does not need separate circuitry. |  |  |
|  |  |  |
|  |  |  |
|  |  |  |


notes

1. UNLABELED CAPACITORS ARE $0.1 \mu \mathrm{~F}$, AS CLOSE AS POSSIBLE TO DEVICE PIN(S), WITH MINIMUM DISTANCE AND VIAS BETWEEN CAPACITORS AND PIN(S).

Figure 63. JESD204B Interface PCB Power Domain Recommendation


Figure 64. Power Supply Connections

## JESD204B Serial Interface Inputs (SERDINO $\pm$ to SERDIN7 $\pm$ )

When considering the layout of the JESD204B serial interface transmission lines, there are many factors to consider to maintain optimal link performance. Among these factors are insertion loss, return loss, signal skew, and the topology of the differential traces.

## Insertion Loss

The JESD204B specification limits the amount of insertion loss allowed in the transmission channel (see Figure 39). The AD9144 equalization circuitry allows significantly more loss in the channel than is required by the JESD204B specification. It is still important that the designer of the PCB minimize the amount of insertion loss by adhering to the following guidelines:

- Keep the differential traces short by placing the AD9144 as near to the transmitting logic device as possible and routing the trace as directly as possible between the devices.
- Route the differential pairs on a single plane using a solid ground plane as a reference.
- Use a PCB material with a low dielectric constant ( $<4$ ) to minimize loss, if possible.
When choosing between the stripline and microstrip techniques, keep in mind the following considerations: stripline has less loss (see Figure 40 and Figure 41) and emits less EMI, but requires the use of vias that can add complexity to the task of controlling the impedance; whereas microstrip is easier to implement if the component placement and density allow routing on the top layer, and eases the task of controlling the impedance.
If using the top layer of the PCB is problematic or the advantages of stripline are desirable, follow these recommendations:
- Minimize the number of vias.
- If possible, use blind vias to eliminate via stub effects and use micro vias to minimize via inductance.
- If using standard vias, use the maximum via length to minimize the stub size. For example, on an 8-layer board, use Layer 7 for the stripline pair (see Figure 65).
- For each via pair, place a pair of ground vias adjacent to them to minimize the impedance discontinuity (see Figure 65).



## Return Loss

The JESD204B specification limits the amount of return loss allowed in a converter device and a logic device, but does not specify return loss for the channel. However, every effort must be made to maintain a continuous impedance on the transmission line between the transmitting logic device and the AD9144. As mentioned in the Insertion Loss section, minimizing the use of vias, or eliminating them altogether, reduces one of the primary sources for impedance mismatches on a transmission line. Maintain a solid reference beneath (for microstrip) or above and below (for stripline) the differential traces to ensure continuity in the impedance of the transmission line. If the stripline technique is used, follow the guidelines listed in the Insertion Loss section to minimize impedance mismatches and stub effects.
Another primary source for impedance mismatch is at either end of the transmission line, where care must be taken to match the impedance of the termination to that of the transmission line. The AD9144 handles this internally with a calibrated termination scheme for the receiving end of the line. See the Interface Power-Up and Input Termination section for details on this circuit and the calibration routine.

## Signal Skew

There are many sources for signal skew, but the two sources to consider when laying out a PCB are interconnect skew within a single JESD204B link and skew between multiple JESD204B links. In each case, keeping the channel lengths matched to within 15 mm is adequate for operating the JESD204B link at speeds of up to 12.4 Gbps . Managing the interconnect skew within a single link is fairly straightforward. Managing multiple links across multiple devices is more complex. However, follow the 15 mm guideline for length matching.

## Topology

Structure the differential SERDINx $\pm$ pairs to achieve $50 \Omega$ to ground for each half of the pair. Stripline vs. microstrip tradeoffs are described in the Insertion Loss section. In either case, it is important to keep these transmission lines separated from potential noise sources such as high speed digital signals and noisy supplies. If using stripline differential traces, route them using a coplanar method, with both traces on the same layer. Although this does not offer more noise immunity than the broadside routing method (traces routed on adjacent layers), it is easier to route and manufacture so that the impedance continuity is maintained. An illustration of broadside vs. coplanar differential routing techniques is shown in Figure 66.


Figure 66. Broadside vs. Coplanar Differential Stripline Routing Techniques

When considering the trace width vs. copper weight and thickness, the speed of the interface must be considered. At multigigabit speeds, the skin effect of the conducting material confines the current flow to the surface. Maximize the surface area of the conductor by making the trace width wider to reduce the losses. Additionally, loosely couple differential traces to accommodate the wider trace widths. This helps to reduce the crosstalk and minimize the impedance mismatch when the traces must separate to accommodate components, vias, connectors, or other routing obstacles. Tightly coupled vs. loosely coupled differential traces are shown in Figure 67.


Figure 67. Tightly Coupled vs. Loosely Coupled Differential Traces

## AC Coupling Capacitors

The AD9144 requires that the JESD204B input signals be ac-coupled to the source. These capacitors must be 100 nF and placed as close as possible to the transmitting logic device. To minimize the impedance mismatch at the pads, select the package size of the capacitor so that the pad size on the PCB matches the trace width as closely as possible.

## SYNCOUTX $\pm$, SYSREF $\pm$, and CLK $\pm$ Signals

The $\overline{\text { SYNCOUTx } \pm}$ and SYSREF $\pm$ signals on the AD9144 are low speed LVDS differential signals. Use controlled impedance traces routed with $100 \Omega$ differential impedance and $50 \Omega$ to ground when routing these signals. As with the SERDIN0 $\pm$ to SERDIN7 $\pm$ data pairs, it is important to keep these signals separated from potential noise sources such as high speed digital signals and noisy supplies.
Separate the $\overline{\text { SYNCOUTx } \pm}$ signal from other noisy signals, because noise on the $\overline{\text { SYNCOUTx } \pm}$ might be interpreted as a request for K characters. The $\overline{\text { SYNCOUTx } \pm}$ signal has two modes of operation available for use. Register 0x2A5[0] defaults to 0 , which sets the $\overline{\text { SYNCOUTx } \pm}$ swing to normal swing mode. When this bit is set to 1 , the SYNCOUTx $\pm$ swing is configured for high swing mode. For more details, see Table 8.

It is important to keep similar trace lengths for the CLK $\pm$ and SYSREF $\pm$ signals from the clock source to each of the devices on either end of the JESD204B links (see Figure 68). If using a clock chip that can tightly control the phase of CLK $\pm$ and SYSREF $\pm$, the trace length matching requirements are greatly reduced.


Figure 68. SYSREF Signal and Device Clock Trace Length

## DIGITAL DATAPATH



The block diagram in Figure 69 shows the functionality of the digital datapath (all blocks can be bypassed). The digital processing includes an input power detection block; three halfband interpolation filters; a quadrature modulator consisting of a fine resolution NCO and $\mathrm{f}_{\text {DAC }} / 4$ and $\mathrm{f}_{\text {DAC }} / 8$ coarse modulation block; an inverse sinc filter; and gain, phase, offset, and group delay adjustment blocks.
The interpolation filters take independent I and Q data streams. If using the modulation function, I and Q must be quadrature data to function properly.
Note that the pipeline delay changes when digital datapath functions are enabled/disabled. If fixed DAC pipeline latency is desired, do not reconfigure these functions after initial configuration.

## DUAL PAGING

Digital datapath registers are paged to allow configuration of either DAC dual independently or both simultaneously. Table 65 shows how to use the dual paging register.

Table 65. Paging Modes

| DUAL_PAGE, <br> Reg. 0x008[1:0] | Duals <br> Paged | DACs Updated |
| :--- | :--- | :--- |
| 1 | A | DAC0 and DAC1 |
| 2 | B | DAC2 and DAC3 |
| 3 (default) | A and B | DAC0, DAC1, DAC2, and DAC3 |

Several functions are paged by DAC dual, such as input data format, downstream protection, interpolation, modulation, inverse sinc, digital gain, phase offset, dc offset, group delay, IQ swap, datapath PRBS, LMFC sync, and NCO alignment.

## DATA FORMAT

BINARY_FORMAT (Register 0x110[7], paged as described in the Dual Paging section) controls the expected input data format. By default it is 0 , which means that the input data must be in twos complement. It can also be set to 1 , which means input data is in offset binary ( $0 \times 0000$ is negative full scale and $0 x F F F F$ is positive full scale).

## INTERPOLATION FILTERS

The transmit path contains three half-band interpolation filters, which each provides a $2 \times$ increase in output data rate and a lowpass function. The filters can be cascaded to provide a $4 \times$ or $8 \times$ interpolation ratio. Table 66 shows how to select each available interpolation mode, their usable bandwidths, and their maximum data rates. Note that $f_{\text {DATA }}=f_{\text {DAC }} /$ InterpolationFactor. Interpolation mode is paged as described in the Dual Paging section. Register 0x030[0] is high if an unsupported interpolation mode is selected.

Table 66. Interpolation Modes and Usable Bandwidth

| Interpolation <br> Mode | INTERP_MODE, <br> Reg 0x112[2:0] | Usable <br> Bandwidth | Maximum <br> $\mathbf{f}_{\text {DATA }}(\mathbf{M H z})$ |
| :--- | :--- | :--- | :--- |
| $1 \times$ (Bypass) | $0 \times 00$ | $0.5 \times \mathrm{f}_{\text {DATA }}$ | $1060^{1}$ |
| $2 \times$ | $0 \times 01$ | $0.4 \times \mathrm{f}_{\text {DATA }}$ | $1060^{1}$ |
| $4 \times$ | $0 \times 03$ | $0.4 \times \mathrm{f}_{\text {DATA }}$ | 700 |
| $8 \times$ | $0 \times 04$ | $0.4 \times \mathrm{f}_{\text {DATA }}$ | 350 |

1The maximum speed for $1 \times$ and $2 \times$ interpolation is limited by the JESD204B
interface.

## Filter Performance

The interpolation filters interpolate between existing data in such a way that they minimize changes in the incoming data while suppressing the creation of interpolation images. This is shown for each filter in Figure 70.
The usable bandwidth (as shown in Table 66) is defined as the frequency band over which the filters have a pass-band ripple of less than $\pm 0.001 \mathrm{~dB}$ and an image rejection of greater than 85 dB .


Figure 70. All Band Responses of Interpolation Filters

## Filter Performance Beyond Specified Bandwidth

The interpolation filters are specified to $0.4 \times \mathrm{f}_{\text {DATA }}$ (with pass band). The filters can be used slightly beyond this ratio at the expense of increased pass-band ripple and decreased interpolation image rejection.


Figure 71. Interpolation Filter Performance Beyond Specified Bandwidth
Figure 71 shows the performance of the interpolation filters beyond $0.4 \times \mathrm{f}_{\text {DATA }}$. Note that the ripple increases much slower than the image rejection decreases. This means that if the application can tolerate degraded image rejection from the interpolation filters, more bandwidth can be used.

## DIGITAL MODULATION

The AD9144 has digital modulation features to modulate the baseband quadrature signal to the desired DAC output frequency.

The coarse modulation modes ( $\mathrm{f}_{\mathrm{DAC}} / 4$ and $\mathrm{f}_{\mathrm{DAC}} / 8$ ) allow modulation by those particular frequencies. The NCO fine modulation mode allows modulating by a programmable frequency at the cost of 30 mW to 120 mW , depending on the DAC rate. Modulation mode is selected as shown in Table 67 and paged as described in the Dual Paging section.

Table 67. Modulation Mode Selection

| Modulation Mode | MODULATION_TYPE, <br> Register 0x111[3:2] |
| :--- | :--- |
| None | $0 b 00$ |
| NCO Fine Modulation | $0 b 01$ |
| Coarse $-\mathrm{f}_{\mathrm{DAC}} / 4$ | 0 b 10 |
| Coarse $-\mathrm{f}_{\mathrm{DAC}} / 8$ | $0 b 11$ |

## NCO Fine Modulation

This modulation mode uses an NCO, a phase shifter, and a complex modulator to modulate the signal by a programmable carrier signal as shown in Figure 72. This allows output signals to be placed anywhere in the output spectrum with very fine frequency resolution.

The NCO produces a quadrature carrier to translate the input signal to a new center frequency. A quadrature carrier is a pair of sinusoidal waveforms of the same frequency, offset $90^{\circ}$ from each other. The frequency of the quadrature carrier is set via an FTW. The quadrature carrier is mixed with the $I$ and $Q$ data and then summed into the I and Q datapaths, as shown in Figure 72.

$$
\begin{aligned}
& -f_{\text {DAC }} / 2 \leq f_{\text {CARRIER }}<+f_{\text {DAC }} / 2 \\
& F T W=\left(f_{\text {CARRIER }} / f_{\text {DAC }}\right) \times 2^{48}
\end{aligned}
$$

where $F T W$ is a 48 -bit twos complement number.
The frequency tuning word is set as shown in Table 68 and paged as described in the Dual Paging section.

Table 68. NCO FTW Registers

| Address | Value | Description |
| :--- | :--- | :--- |
| $0 \times 114$ | FTW[7:0] | 8 LSBs of FTW |
| $0 \times 115$ | FTW[15:8] | Next 8 bits of FTW |
| $0 \times 116$ | FTW[23:16] | Next 8 bits of FTW |
| $0 \times 117$ | FTW[31:24] | Next 8 bits of FTW |
| $0 \times 118$ | FTW[39:32] | Next 8 bits of FTW |
| $0 \times 119$ | FTW[47:40] | 8 MSBs of FTW |

Unlike other registers, the FTW registers are not updated immediately upon writing. Instead, the FTW registers update on the rising edge of FTW_UPDATE_REQ (Register 0x113[0]). After an update request, FTW_UPDATE_ACK (Register 0x113[1]) must be high to acknowledge that the FTW has updated.
SEL_SIDEBAND (Register 0x111[1], paged as described in the Dual Paging section) is a convenience bit that can be set to use the negative modulation result. This is equivalent to flipping the sign of FTW.


Figure 72. NCO Modulator Block Diagram

## NCO Phase Offset

The phase offset feature allows rotation of the I and Q phases. Unlike phase adjust, this feature moves the phases of both I and Q channels together. Phase offset can be used only when using NCO fine modulation.

$$
\begin{aligned}
& -180^{\circ} \leq \text { DegreesOffset }<+180^{\circ} \\
& \text { PhaseOffset }=\left(\text { DegreesOffset } / 180^{\circ}\right) \times 2^{15}
\end{aligned}
$$

where PhaseOffset is a 16 -bit twos complement number.
The NCO phase offset is set as shown in Table 69 and paged as described in the Dual Paging section. Because this function is part of the fine modulation block, phase offset is not updated immediately upon writing. Instead, it updates on the rising edge of FTW_UPDATE_REQ (Register 0x113[0]) along with the FTW.

Table 69. NCO Phase Offset Registers

| Address | Value |
| :--- | :--- |
| $0 \times 11 \mathrm{~A}$ | PhaseOffsetI[7:0] |
| $0 \times 11 \mathrm{~B}$ | PhaseOffset[15:8] |

## INVERSE SINC

The AD9144 provides a digital inverse sinc filter to compensate the DAC roll-off over frequency. The filter is enabled by setting the INVSINC_ENABLE bit (Register 0x111[7], paged as described in the Dual Paging section) and is enabled by default.

The inverse $\operatorname{sinc}\left(\operatorname{sinc}^{-1}\right)$ filter is a seven-tap FIR filter. Figure 73 shows the frequency response of $\sin (\mathrm{x}) / \mathrm{x}$ roll-off, the inverse sinc filter, and the composite response. The composite response has less than $\pm 0.05 \mathrm{~dB}$ pass-band ripple up to a frequency of $0.4 \times \mathrm{f}_{\text {DACclk. }}$. To provide the necessary peaking at the upper end of the pass band, the inverse sinc filter shown has an intrinsic insertion loss of approximately 3.8 dB ; in many cases, this can be partially compensated as described in the Digital Gain section.


Figure 73. Responses of $\sin (x) / x$ Roll-Off, the Sinc ${ }^{-1}$ Filter, and the Composite of the Two Input Signal Power Detection and Protection

## DIGITAL GAIN, PHASE ADJUST, DC OFFSET, AND GROUP DELAY

Digital gain, phase adjust, and dc offset (as described in the Digital Gain section, Phase Adjust section, and DC Offset section) allow compensation of imbalances in the I and Q paths due to analog mismatches between DAC I/Q outputs, quadrature modulator I/Q baseband inputs, and DAC/modulator interface I/Q paths. These imbalances can cause the two following issues:

- An unwanted sideband signal to appear at the quadrature modulator output with significant energy. This can be tuned out using digital gain and phase adjust. Tuning the quadrature gain and phase adjust values can optimize complex image rejection in single sideband radios or can optimize the error vector magnitude (EVM) in zero IF (ZIF) architectures.
- The I/Q mismatch can cause LO leakage through a modulator, which can be tuned out using dc offset.

Group delay allows adjustment of the delay through the DAC, which can be used to adjust digital predistortion (DPD) loop delay.

## Digital Gain

Digital gain can be used to independently adjust the digital signal magnitude being fed into each DAC. This is useful to balance the gain between I and Q channels of a dual or to cancel out the insertion loss of the inverse sinc filter. Digital gain must be enabled when using the blanking state machine (see the Downstream Protection section). If digital gain is disabled, TXENx must be tied high.

Digital gain is enabled by setting the DIG_GAIN_ENABLE bit (Register 0x111[5], paged as described in the Dual Paging section). In addition to enabling the function, the amount of digital gain (GainCode) desired must be programmed. By default, digital gain is enabled and GainCode is 0xAEA.

$$
\begin{aligned}
& 0 \leq \text { Gain } \leq 4095 / 2048 \\
& -\infty \mathrm{dB} \leq \text { dBGain } \leq 6.018 \mathrm{~dB} \\
& \text { Gain }=\text { GainCode } \times(1 / 2048) \\
& \text { dBGain }=20 \times \log 10(\text { Gain }) \\
& \text { GainCode }=2048 \times \text { Gain }=2048 \times 10^{\text {dBGain/20 }}
\end{aligned}
$$

where GainCode is a 12 -bit unsigned binary number.
The I/Q digital gain is set as shown in Table 70 and paged as described in the Dual Paging section.
The default GainCode ( $0 x A E A=2.7 \mathrm{~dB}$ ), is appropriate to counteract the insertion loss of the inverse sinc filter without causing digital clipping when using $2 \times$ interpolation. This value can be read off of Figure 73 at $0.25 \times \mathrm{f}_{\text {DAC }}$, as that is the Nyquist rate when using a $2 \times$ interpolation. Recommended GainCode values for $4 \times$ and $8 \times$ interpolation are $0 \times \mathrm{xBB} 3(3.3 \mathrm{~dB})$ and $0 x B F 8$ ( 3.5 dB ), respectively.

Table 70. Digital Gain Registers

| Address | Value | Description |
| :--- | :--- | :--- |
| $0 \times 111[5]$ | DIG_GAIN_ENABLE | Set to 1 to enable digital gain |
| $0 \times 13 \mathrm{C}$ | GainCodel[7:0] | I DAC LSB gain code |
| $0 \times 13 \mathrm{D}[3: 0]$ | GainCodeI[11:8] | I DAC MSB gain code |
| $0 \times 13 \mathrm{E}$ | GainCodeQ[7:0] | Q DAC LSB gain code |
| $0 \times 13 \mathrm{~F}[3: 0]$ | GainCodeQ[11:8] | Q DAC MSB gain code |

## Phase Adjust

Ordinarily, the I and Q channels of each DAC pair have an angle of $90^{\circ}$ between them. The phase adjust feature changes the angle between the I and Q channels, which can help balance the phase into a modulator.

$$
\begin{aligned}
& -14 \leq \text { DegreesAdjust }<14 \\
& \text { PhaseAdj }=(\text { DegreesAdjust } / 14) \times 2^{12}
\end{aligned}
$$

where PhaseAdj is a 13 -bit twos complement number.
The phase adjust is set as shown in Table 71 and paged as described in the Dual Paging section.

Table 71. I/Q Phase Adjustment Registers

| Address | Value | Description |
| :--- | :--- | :--- |
| 0x111[4] | PHASE_ADJ_ENABLE | Set to 1 to enable phase <br> adjust |
| 0x11C | PhaseAdj[7:0] | LSB phase adjust code |
| 0x11D[4:0] | PhaseAdj[12:8] | MSB phase adjust code |

## DC Offset

The dc offset feature is used to individually offset the data into the I or Q DACs. This feature can be used to cancel LO leakage.
The offset is programmed individually for $I$ and $Q$ as a 16 -bit twos complement number in LSBs, plus a 5-bit twos complement number in sixteenths of an LSB, as shown in Table 72. DC offset is paged as described in the Dual Paging section.

```
-2 }\mp@subsup{}{}{15}\leqL\mathrm{ LSBsOffset < 2 }\mp@subsup{}{}{15
-16 \leq SixteenthsOffset \leq 15
```

Table 72. DC Offset Registers

| Address | Value | Description |
| :--- | :--- | :--- |
| $0 \times 135[0]$ | DC_OFFSET_ON | Set to 1 to enable dc offset |
| $0 \times 136$ | LSBsOffsetI[7:0] | I DAC LSB dc offset code |
| $0 \times 137$ | LSBsOffsetI[15:8] | I DAC MSB dc offset code |
| $0 \times 138$ | LSBsOffsetQ[7:0] | Q DAC LSB dc offset code |
| $0 \times 139$ | LSBsOffsetQ[15:8] | Q DAC MSB dc offset code |
| $0 \times 13 A[4: 0]$ | SixteenthsOffsetl | IDAC sub-LSB dc offset <br> code <br> Q DAC sub-LSB dc offset <br> 0x13B[4:0] |
| SixteenthsOffsetQ |  | code |

## Group Delay

Group delay can be used to delay both I and Q channels together. This can be useful, for example, for DPD loop delay adjust.

```
-4 \leq DACClockCycles \leq 3.5
GroupDelay = (DACClockCycles }\times2)+
```

where GroupDelay is a 4-bit twos complement number.
Write GroupDelay to GROUP_DELAY (Register 0x014). This feature is paged as described in the Dual Paging section.

## I TO Q SWAP

I_TO_Q (Register 0x111[0], paged as described in the Dual Paging section) is a convenience bit that can be set to send the I datapath to the Q DAC. Note that this operation occurs at the end of the datapath (after any modulation, digital gain, phase adjust, and phase offset).

## NCO ALIGNMENT

The NCO alignment block is used to phase align the NCO output from multiple converters. Two NCO alignment modes are supported by the AD9144. The first is a SYSREF $\pm$ alignment mode that phase aligns the NCO outputs to the rising edge of a SYSREF $\pm$ pulse. The second alignment mode is a data key alignment; when this mode is enabled, the AD9144 aligns the NCO outputs when a user specified data pattern arrives at the DAC input. Note that the NCO alignment is per dual, and is paged as described in the Dual Paging section.

## SYSREF $\pm$ NCO Alignment

As with the LMFC alignment, in Subclass 1, a SYSREF $\pm$ pulse can be used to phase align the NCO outputs of multiple devices in a system and multiple channels on the same device. Note that in Subclass 0 , this alignment mode can be used to align the NCO outputs within a device to an internal processing clock edge. No SYSREF $\pm$ edge is needed in Subclass 0 , but multichip alignment cannot be achieved. The steps to achieve a SYSREF NCO alignment are as follows:

1. Set NCO_ALIGN_MODE (Register 0x050[1:0] = 0b01) for SYSREF NCO alignment mode.
2. Set NCO_ALIGN_ARM (Register 0x050[7] = 1).
3. Perform an LMFC alignment to force the NCO phase align (see the Syncing LMFC Signals section). The phase alignment occurs on the next SYSREF edge. Note that if in one-shot sync mode, the LMFC alignment block must be armed by setting Register $0 \times 03 \mathrm{~A}[6]=1$. If in continuous mode or one-shot then monitor mode, the LMFC align block does not need to be armed; the NCO align automatically trips on the next SYSREF $\pm$ edge.
4. Check the alignment status. If NCO phase alignment was successful, NCO_ALIGN_PASS (Register 0x050[4]) = 1 . If phase alignment failed, NCO_ALIGN_FAIL $($ Register $0 x 050[3])=1$.

## Data Key NCO Alignment

In addition to supporting the SYSREF $\pm$ alignment mode, the AD9144 supports a mode where the NCO phase alignment occurs when a user-specified pattern is seen at the DAC input. The steps to achieve a data key NCO alignment are as follows:

1. Set NCO_ALIGN_MODE (Register $0 \times 050[1: 0])=0 b 10$.
2. Write the expected 16 -bit data key for the $I$ and $Q$ datapath into NCOKEYI (Register 0x051 to Register 0x052) and NCOKEYQ (Register 0x053 to Register 0x054), respectively.
3. Set NCO_ALIGN_ARM (Register $0 \times 050[7]$ ) $=1$.
4. Send the expected 16 -bit $I$ and $Q$ data keys to the device to achieve NCO alignment.
5. Check the alignment status. If the expected data key was seen at the DAC input, NCO_ALIGN_MTCH (Register 0x050[5]) $=1$. If NCO phase alignment was successful, NCO_ALIGN_PASS (Register 0x050[4]) = 1 . If phase alignment failed, NCO_ALIGN_FAIL $($ Register 0x050[3] $)=1$.

Multiple device NCO alignment can be achieved with the data key alignment mode. To achieve multichip NCO alignment, program the same expected data key on all devices, arm all devices, and then send the data key to all devices/channels at the same time.

## NCO Alignment IRQ

An IRQ event showing whether the NCO align was tripped is available.
Use Register 0x021[4] to enable DAC Dual A (DAC0 and DAC1), and then use Register 0x025[4] to read back its status and reset the IRQ signal.
Use Register 0x022[4] to enable DAC Dual B (DAC2 and DAC3), and then use Register 0x026[4] to read back its status and reset the IRQ signal.
See the Interrupt Request Operation section for more information.

## DOWNSTREAM PROTECTION



Figure 74. Downstream Protection Block Diagram

The AD9144 has several blocks designed to protect the power amplifier (PA) of the system, as well as other downstream blocks. It consists of a power detection and protection (PDP) block, a blanking state machine (BSM), and a transmit enable state machine (TxEnSM).

The PDP block can be used to monitor incoming data. If a moving average of the data power goes above a threshold, the PDP block provides a signal (PDP_PROTECT) that can be routed externally.
The TxEnSM is a simple block that controls delay between TXENx and the $\overline{\text { Tx_PROTECT }}$ signal. The $\overline{\text { Tx_PROTECT }}$ signal is used as an input to the BSM, and its inverse can optionally be routed externally. Optionally, the TxEnSM can also power down its associated DAC dual.

The BSM gently ramps data entering the DAC and flushes the datapath. The BSM is activated by the Tx_PROTECT signal or automatically by the LMFC sync logic during a rotation. For proper function, digital gain must be enabled; tie TXEN high if disabling digital gain.
Finally, some simple logic takes the outputs from each of those blocks and uses them to generate a desired PROTECT_OUTx signal on an external pin. This signal can be used to enable/disable downstream components, such as a PA.

## Power Detection and Protection

The input signal PDP block is designed to detect the average power of the DAC input signal and to prevent overrange signals from being passed to the next stage, which may potentially cause destructive breakdown on power sensitive devices, such as PAs. The protection function provides a signal (PDP_PROTECT) that can be routed externally to shut down a PA.
The PDP block uses a separate path with a shorter latency than the datapath to ensure that PDP_PROTECT is triggered before the overrange signal reaches the analog DAC cores. The sum of the $\mathrm{I}^{2}$ and $\mathrm{Q}^{2}$ are calculated as a representation of the input signal power (only the top six MSBs of data samples are used). The calculated sample power numbers are accumulated through a moving average filter whose output is the average of the input signal power in a certain number of samples. When the output of the averaging filter exceeds the threshold, the internal signal PDP_PROTECT goes high, which can optionally be configured to trigger a signal on the PROTECT_OUTx. The PDP block is configured as shown in Table 73 and paged as described in the Dual Paging section.
The choice of PDP_AVG_TIME (Register 0x062) and PDP_THRESHOLD (Register 0x060 to Register 0x061) for effective protection are application dependent. Experiment with real-world vectors to ensure proper configuration. The PDP_ POWER readback (Register 0x063 to Register 0x064) can help by storing the maximum power when a set threshold was passed.

Table 73. PDP Registers

| Addr. | Bit <br> No. | Value | Description |
| :--- | :--- | :--- | :--- |
| $0 \times 060$ | $[7: 0]$ | PDP_THRESHOLD[7:0] | Power that triggers <br> PDP_PROTECT. 8 LSBs. |
| $0 \times 061$ | $[4: 0]$ | PDP_THRESHOLD[12:8] | 5 MSBs. |
| $0 \times 062$ | 7 | PDP_ENABLE | Set to 1 to enable PDP. |
|  | $[3: 0]$ | PDP_AVG_TIME | Can be set from 0 to <br> 10. Averages across <br> 2(9+PDP_AVG_TMEE), IQ <br> sample pairs. |
| $0 \times 063$ | $[7: 0]$ | PDP_POWER[7:0] | If PDP_THRESHOLD <br> is crossed, this reads <br> back the maximum <br> power seen. If not, <br> this reads back the <br> instantaneous power. <br> 8 LSBs. |
| $0 \times 064$ | [4:0] | PDP_POWER[12:8] | 5 MSBs. |

## Power Detection and Protection IRQ

The PDP_PROTECT signal is available as an IRQ event.
Use Register 0x021[7] to enable PDP_PROTECT for Dual A (DAC0 and DAC1), and then use Register 0x025[7] to read back its status and reset the IRQ signal.
Use Register 0x022[7] to enable PDP_PROTECT for Dual B (DAC2 and DAC3), and then use Register 0x026[7] to read back its status and reset the IRQ signal.
See the Interrupt Request Operation section for more information.

## Transmit Enable State Machine

The TxEnSM is a simple block that controls the delay between the TXENx signal and the $\overline{\text { TX_PROTECT }}$ signal. This signal is used as an input to the BSM and its inverse can be routed to an external pin (PROTECT_OUTx) to turn downstream components on or off as desired.
The TXENx signal can be used to power down their associated DAC duals. If DUALA_MASK (Register $0 \times 012[0]$ ) $=1$, a falling edge of TXENx causes DAC Dual A (DAC0 and DAC1) to power down. If DUALB_MASK (Register 0x012[1]) = 1, a falling edge of TXENx causes DAC Dual B (DAC2 and DAC3) to power down. On a rising edge of TXENx, without DUALA_MASK and DUALB_MASK enabled, the output is valid after the BSM settles (see the Blanking State Machine (BSM) section). If the masks are enabled, an additional delay is imposed; the output is not valid until the BSM settles and the DACs fully power on (nominally an additional $\sim 35 \mu \mathrm{~s}$ ).
The TxEnSM is configured as shown in Table 74 and is paged as described in the Dual Paging section.

Table 74. TxEnSM Registers

| Addr. | Bit No. | Value | Description |
| :--- | :--- | :--- | :--- |
| $0 \times 11 \mathrm{~F}$ | $[7: 6]$ | FALL_COUNTERS | Number of fall counters <br> to use (1 to 2). |
| 0x121 | $[7: 4]$ | RISE_COUNTERS | Number of rise <br> counters to use (0 to 2). |
| $0 \times 122$ | $[7: 0]$ | RISE_COUNT_1 | RIS_COUNT_0 <br> Delay TX_PROTECT rise <br> from TXEN rising edge <br> by 32 $\times$ RISE_COUNT_0 <br> DAC clock cycles. <br> Delay TX_PROTECT rise <br> from TXEN rising edge <br> by 32 $\times$ RISE_COUNT_1 <br> DAC clock cycles. |
| [7:0] | FALL_COUNT_0 | Delay TX_PROTECT rise <br> from TXEN rising edge <br> by 32 $\times$ FALL_COUNT_0 |  |
| DAC clock cycles. Must |  |  |  |
| be at least 0x12. |  |  |  |

## Blanking State Machine (BSM)

The BSM gently ramps data entering the DAC and flushes the datapath.
On a falling edge of $\overline{\text { TX_PROTECT }}$ (the TXENx signal delayed by the TxEnSM), the datapath holds the latest data value and the digital gain gently ramps from its set value to 0 . At the same time, the datapath is flushed with zeroes.
On a rising edge of TX_PROTECT, the TXENx signal is delayed by the TxEnSM; data is allowed to flow through the datapath again, and the digital gain gently ramps the data from 0 up to the set digital gain.
Both of these functions are also triggered automatically by the LMFC sync logic during a rotation to prevent glitching on the output.

## Ramping

For proper ramping, digital gain must be enabled; tie TXEN high if disabling digital gain.
The step size to use when ramping gain to 0 or its assigned value can be controlled via the GAIN_RAMP_DOWN_STEP registers (Register 0x142 and Register 0x143) and the GAIN_RAMP_ UP_STEP registers (Register 0x140 and Register 0x141). These registers are paged as described in the Dual Paging section.
The current BSM state can be read back as shown in Table 75.

Table 75. Blanking State Machine Ramping Readbacks

| Address | Value | Description |
| :--- | :--- | :--- |
| $0 \times 147[7: 6]$ | $0 b 00$ | Data is being held at midscale. <br> Ramping gain to 0. Data ramping to <br> Ob01 <br> midscale. |
|  | $0 b 10$ | Ramping gain to assigned value. Data <br> ramping to normal amplitude. <br> Data at normal amplitude. |

## Blanking State Machine IRQ

Blanking completion is available as an IRQ event.
Use Register 0x021[5] to enable blanking completion for DAC Dual A (DAC0 and DAC1), and then use Register 0x025[5] to read back its status and reset the IRQ signal.
Use Register 0x022[5] to enable blanking completion for DAC Dual B (DAC2 and DAC3), and then use Register 0x026[5] to read back its status and reset the IRQ signal.
See the Interrupt Request Operation section for more information.

## PROTECT_OUTx Generation

Register 0x013 controls which signals are ORed into the external PROTECT_OUTx signal. Register 0x11F[2] can be used to invert the PROTECT_OUTx signal, By default, PROTECT_OUTx is high when the output is valid. Both of these registers are paged as described in the Dual Paging section.

Table 76. PROTECT_OUTx Registers

| Addr. | Bit No. | Value | Description |
| :--- | :--- | :--- | :--- |
| $0 \times 013$ | 6 | PDP_PROTECT_OUT | 1: PDP block triggers <br> PROTECT_OUT |
|  | 5 | TX_PROTECT_OUT | 1:TxEnSM triggers <br> PROTECT_OUT |
|  | 3 | SPI_PROTECT_OUT | 1: SPI_PROTECT <br> triggers PROTECT_OUT |
| $0 \times 11 \mathrm{~F}$ | 2 | SPI_PROTECT | Sets SPI_PROTECT |

## DATAPATH PRBS

The datapath PRBS can be used to verify that the AD9144 datapath is receiving and correctly decoding data. The datapath PRBS verifies that the JESD204B parameters of the transmitter and receiver match, that the lanes of the receiver are mapped appropriately, that the lanes have been appropriately inverted, if necessary, and in general that the start-up routine has been implemented correctly.

The datapath PRBS is paged as described in the Dual Paging section. To run the datapath PRBS test, complete the following steps:

1. Set up the device in the desired operating mode. See the Device Setup Guide section for details on setting up the device.
2. Send PRBS7 or PRBS15 data.
3. Write Register 0x14B[2] $=0$ for PRBS7 or 1 for PRBS15.
4. Write Register $0 \mathrm{x} 14 \mathrm{~B}[1: 0]=0 \mathrm{~b} 11$ to enable and reset the PRBS test.
5. Write Register $0 \mathrm{x} 14 \mathrm{~B}[1: 0]=0 \mathrm{~b} 01$ to enable the PRBS test and release reset.
6. Wait 500 ms .
7. Check the status by checking the IRQ for DAC0 to DAC3 PRBS as described in the Datapath PRBS IRQ section.
8. If there are failures, set Register $0 \times 008=0 \times 01$ to view the status of Dual A (DAC0/DAC1). Set Register 0x08 $=0 \times 02$ to view the status of Dual B (DAC2/DAC3).
9. Read Register $0 \times 14 B[7: 6]$. Bit 6 is 0 if the I DAC of the selected dual has any errors. Bit 7 is 0 if the Q DAC of the selected dual has any errors. This must match the IRQ.
10. Read Register 0x14C to read the error count for the I DAC of the selected dual. Read Register 0x14D to read the error count for the Q DAC of the selected dual.

Note that the PRBS processes 32 bits at a time, and compares the 32 new bits to the previous set of 32 bits. It detects (and reports) only 1 error in every group of 32 bits; therefore, the error count partly depends on when the errors are seen. For example

- Bits: 32 good, 31 good, 1 bad; 32 good [2 errors]
- Bits: 32 good, 22 good, 10 bad; 32 good [2 errors]
- Bits: 32 good, 31 good, 1 bad; 31 good, 1 bad; 32 good [3 errors]


## Datapath PRBS IRQ

The PRBS fail signals for each DAC are available as IRQ events. Use Register 0x020[3:0] to enable the fail signals, and then use Register 0x024[3:0] to read back their statuses and reset the IRQ signals. See the Interrupt Request Operation section for more information.

## DC TEST MODE

As a convenience, the AD9144 provides a dc test mode, which is enabled by setting Register 0x520[1] to 1 and clearing Register $0 \times 146[0]$ to 0 . When this mode is enabled, the datapath is given 0 (midscale) for its data. Register $0 \times 146[0]$ must be set to 1 for all other modes of operation.
In conjunction with dc offset, this test mode can provide desired dc data to the DACs. This test mode can also provide sinusoidal data to the DACs by combining digital modulation (to set frequency) and dc offset (to set amplitude). See the DC Offset section.

## INTERRUPT REQUEST OPERATION

The AD9144 provides an interrupt request output signal on Pin 60 (IRQ) that can be used to notify an external host processor of significant device events. On assertion of the interrupt, query the device to determine the precise event that occurred. The $\overline{\text { IRQ }}$ pin is an open-drain, active low output. Pull the $\overline{\text { IRQ }}$ pin high external to the device. This pin can be tied to the interrupt pins of other devices with open-drain outputs to wire; OR these pins together.
Figure 75 shows a simplified block diagram of how the IRQ blocks works. If IRQ_EN is low, the INTERRUPT_SOURCE signal is set to 0 . If IRQ_EN is high, any rising edge of EVENT causes the INTERRUPT_SOURCE signal to be set high. If any INTERRUPT_SOURCE signal is high, the $\overline{\text { IRQ }}$ pin is pulled low. INTERRUPT_SOURCE can be reset to 0 by either an IRQ_RESET signal or a DEVICE_RESET.

Depending on STATUS_MODE, the EVENT_STATUS bit reads back EVENT or INTERRUPT_SOURCE. The AD9144 has several IRQ register blocks, which can monitor up to 75 events (depending on device configuration). Certain details vary by IRQ register block as described in Table 77. Table 78 shows which registers the IRQ_EN, IRQ_RESET, and STATUS_MODE signals in Figure 75 are coming from, as well as the address where EVENT_STATUS is read back.

Table 77. IRQ Register Block Details

| Register Block | EVENT <br> Reported | EVENT_STATUS |
| :--- | :--- | :--- |
| 0x01F to 0x026 | Per chip | INTERRUPT_SOURCE if <br> IRQ is enabled; if not, it <br> is EVENT |
| 0x46D to 0x46F; 0x470 <br> to 0x473; 0x47A | Per link and <br> lane | INTERRUPT_SOURCE if <br> IRQ is enabled; if not, 0 |
| 0x47B[4] | Per link | INTERRUPT_SOURCE if <br> IRQ is enabled; if not, 0 |

## INTERRUPT SERVICE ROUTINE

Interrupt request management starts by selecting the set of event flags that require host intervention or monitoring. Enable the events that require host action so that the host is notified when they occur. For events requiring host intervention upon IRQ activation, run the following routine to clear an interrupt request:

1. Read the status of the event flag bits that are being monitored.
2. Disable the interrupt by writing 0 to IRQ_EN.
3. Read the EVENT source. For Register 0x01F to Register 0x026, EVENT_STATUS has a live readback. For other events, see their registers.
4. Perform any actions required to clear the cause of the EVENT. In many cases, no specific actions are required.
5. Verify that the EVENT source is functioning as expected.
6. Clear the interrupt by writing 1 to IRQ_RESET.
7. Enable the interrupt by writing 1 to IRQ_EN.


Figure 75. Simplified Schematic of $\overline{I R Q}$ Circuitry
Table 78. IRQ Register Block Address of IRQ Signal Details

| Register Block | Address of IRQ Signals |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | IRQ_EN | IRQ_RESET | STATUS_MODE | EVENT_STATUS |
| 0x01F to 0x026 | 0x01F to 0x022; R/W per chip | 0x023 to 0x026; W per chip | STATUS_MODE = IRQ_EN | 0x023 to 0x26; R per chip |
| 0x46D to 0x46F | 0x47A; W per link | $0 \times 46 \mathrm{D}$ to $0 \times 46 \mathrm{~F}$; W per link and lane | Not applicable, STATUS_MODE = 1 | 0x47A; R per link |
| 0x470 to 0x473 | 0x47A; W per link | 0x470 to 0x473; W per link | Not applicable, STATUS_MODE = 1 | 0x47A; R per link |
| 0x47B[4] | 0x47B[3]; R/W per link; 1 by default | 0x47B[4]; W per link | Not applicable, STATUS_MODE = 1 | 0x47B[4]; R per link |

## DAC INPUT CLOCK CONFIGURATIONS

The AD9144 DAC sample clock (DACCLK) can be sourced directly through CLK $\pm$ (Pin 2 and Pin 3) or by clock multiplication through the CLK $\pm$ differential input. Clock multiplication employs the on-chip PLL that accepts a reference clock operating at a submultiple of the desired DACCLK rate. The PLL then multiplies the reference clock up to the desired DACCLK frequency, which is used to generate all the internal clocks required by the DAC. The clock multiplier provides a high quality clock that meets the performance requirements of most applications. Using the on-chip clock multiplier removes the burden of generating and distributing the high speed

## DACCLK.

The second mode bypasses the clock multiplier circuitry and allows DACCLK to be sourced directly to the DAC core. This mode enables the user to source a very high quality clock directly to the DAC core.

## DRIVING THE CLK $\pm$ INPUTS

The CLK $\pm$ differential input circuitry is shown in Figure 76 as a simplified circuit diagram of the input. The on-chip clock receiver has a differential input impedance of $10 \mathrm{k} \Omega$. It is self biased to a common-mode voltage of approximately 600 mV . The inputs can be driven by differential PECL or LVDS drivers with ac coupling between the clock source and the receiver.


Figure 76. Clock Receiver Input Simplified Equivalent Circuit
The minimum input drive level to the differential clock input is 400 mV p-p differential. The optimal performance is achieved when the clock input signal is between 800 mV p-p differential and 1000 mV p-p differential. Whether using the on-chip clock multiplier or sourcing the DACCLK directly (the CLK $\pm$ pins are used in both cases), it is necessary that the input clock signal to the device has low jitter and fast edge rates to optimize the DAC noise performance. Direct clocking with a low noise clock produces the lowest noise spectral density at the DAC outputs.
The clocks and clock receiver are powered down by default. The clocks must be enabled by writing to Register $0 \times 080$. To enable all clocks on the device, write Register $0 \times 080=0 \times 00$.
Register 0x080, Bit 7 powers up the clocks for DAC0 and DAC1. Bit 6 powers up the clocks for DAC2 and DAC3, Bit 5 powers up the digital clocks, Bit 4 powers up the SERDES clocks, and Bit 3 powers up the clock receiver.

## DAC PLL FIXED REGISTER WRITES

To optimize the PLL across all operating conditions, the register writes in Table 79 are recommended. These writes properly set up the DAC PLL, including the loop filter and the charge pump.

Table 79. DAC PLL Fixed Register Writes

| Register Address | Register Value | Description |
| :---: | :---: | :---: |
| 0x087 | 0x62 | Optimal DAC PLL loop filter settings |
| 0x088 | 0xC9 | Optimal DAC PLL loop filter settings |
| 0x089 | 0x0E | Optimal DAC PLL loop filter settings |
| $0 \times 08 \mathrm{~A}$ | 0x12 | Optimal DAC PLL charge pump settings |
| 0x08D | 0x7B | Optimal DAC LDO settings for DAC PLL |
| 0x1B0 | 0x00 | Power DAC PLL blocks when power machine disabled |
| 0x1B9 | 0x24 | Optimal DAC PLL charge pump settings |
| 0x1BC | 0x0D | Optimal DAC PLL VCO control settings |
| 0x1BE | 0x02 | Optimal DAC PLL VCO power control settings |
| 0x1BF | 0x8E | Optimal DAC PLL VCO calibration settings |
| 0x1C0 | 0x2A | Optimal DAC PLL lock counter length setting |
| 0x1C1 | 0x2A | Optimal DAC PLL charge pump setting |
| 0x1C4 | 0x7E | Optimal DAC PLL varactor settings |

## CLOCK MULTIPLICATION

The on-chip PLL clock multiplier circuit can be used to generate the DAC sample rate clock from a lower frequency reference clock. The PLL is integrated on-chip, including the VCO and the loop filter. The VCO operates over the frequency range of 6 GHz to 12 GHz .

The PLL configuration parameters must be programmed before the PLL is enabled. Step by step instructions on how to program the PLL can be found in the Starting the PLL section. The functional block diagram of the clock multiplier is shown in Figure 79.
The clock multiplication circuit generates the DAC sampling clock from the REFCLK input, which is fed in on the CLK $\pm$ differential pins (Pin 2 and Pin 3). The frequency of the REFCLK input is referred to as $f_{\text {REF }}$.
The REFCLK input is divided by the variable RefDivFactor. Select the RefDivFactor variable to ensure that the frequency into the phase frequency detector (PFD) block is between 35 MHz and 80 MHz . The valid values for RefDivFactor are $1,2,4,8,16$, or 32 . Each RefDivFactor maps to the appropriate REF_DIV_MODE register control according to Table 80. The REF_DIV_MODE register is programmed through Register 0x08C[2:0].

Table 80. Mapping of RefDivFactor to REF_DIV_MODE

| DAC Reference <br> Frequency Range (MHz) | Divide by <br> (RefDivFactor) | REF_DIV_MODE, <br> Reg. 0x08C[2:0] |
| :--- | :--- | :--- |
| 35 to 80 | 1 | 0 |
| 80 to 160 | 2 | 1 |
| 160 to 320 | 4 | 2 |
| 320 to 640 | 8 | 3 |
| 640 to 1000 | 16 | 4 |

The range of $f_{\text {REF }}$ is 35 MHz to 1 GHz , and the output frequency of the PLL is 420 MHz to 2.8 GHz . Use the following equations to determine the RefDivFactor:

$$
\begin{equation*}
35 \mathrm{MHz}<\frac{f_{\text {REF }}}{\text { RefDivFactor }}<80 \mathrm{MHz} \tag{1}
\end{equation*}
$$

where:
RefDivFactor is the reference divider division ratio. $f_{\text {REF }}$ is the reference frequency on the CLK $\pm$ input pins.
The BCount value is the divide ratio of the loop divider. It is set to divide the $\mathrm{f}_{\text {DACCLK }}$ to frequency match the $\mathrm{f}_{\text {REF }} /$ RefDivFactor. Select BCount so that the following equation is true:

$$
\begin{equation*}
\frac{f_{\text {DACcLK }}}{2 \times \text { BCount }}=\frac{f_{\text {REF }}}{\text { RefDivFactor }} \tag{2}
\end{equation*}
$$

where:
BCount is the feedback loop divider ratio.
$f_{\text {DACCLK }}$ is the DAC sample clock.
The BCount value is programmed with Bits[7:0] of Register 0x085. It is programmable from 6 to 127.
The PFD compares $f_{\text {REF }} /$ RefDivRate to $f_{\text {DAC }} /(2 \times$ BCount $)$ and pulses the charge pump up or down to control the frequency of the VCO. A low noise VCO is tunable over an octave with an oscillation range of 6 GHz to 12 GHz .

The clock multiplication circuit operates such that the VCO outputs a frequency, fvco.

$$
\begin{equation*}
f_{V C O}=f_{\text {DACCLK }} \times \text { LODivFacto } \tag{3}
\end{equation*}
$$

And from Equation 2, the DAC sample clock frequency, $f_{D A C C L K}$, is equal to

$$
\begin{equation*}
f_{\text {DACCLK }}=2 \times \text { BCount } \times \frac{f_{\text {REF }}}{\text { RefDivFactor }} \tag{4}
\end{equation*}
$$

The LODivFactor is chosen to keep fvco in the operating range between 6 GHz and 12 GHz . The valid values for LODivFactor are 4, 8, and 16. Each LODivFactor maps to a LO_DIV_MODE value. The LO_DIV_MODE (Register 0x08B[1:0]) value is programmed as described in Table 81.

Table 81. DAC VCO Divider Selection

| DAC Frequency <br> Range $(\mathbf{M H z})$ | Divide by <br> (LODivFactor) | LO_DIV_MODE, <br> Register 0x08B[1:0] |
| :--- | :--- | :--- |
| $>1500$ | 4 | 1 |
| 750 to 1500 | 8 | 2 |
| 420 to 750 | 16 | 3 |

Table 82 lists some common frequency examples for the RefDivFactor, LODivFactor, and BCount values that are needed to configure the PLL properly.

Table 82. Common Frequency Examples

| Frequency <br> $(\mathbf{M H z})$ | $\mathbf{f}_{\text {DACCLK }}$ <br> $(\mathbf{M H z})$ | fVCo <br> $(\mathbf{M H z})$ | RefDiv- <br> Factor | LODiv- <br> Factor | BCount |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 368.64 | 1474.56 | 11796.48 | 8 | 8 | 16 |
| 184.32 | 1474.56 | 11796.48 | 4 | 8 | 16 |
| 307.2 | 1228.88 | 9831.04 | 8 | 8 | 16 |
| 122.88 | 983.04 | 7864.35 | 2 | 8 | 8 |
| 61.44 | 983.04 | 7864.35 | 1 | 8 | 8 |
| 491.52 | 1966.08 | 7864.35 | 8 | 4 | 16 |
| 245.76 | 1966.08 | 7864.35 | 4 | 4 | 16 |

## Loop Filter

The RF PLL filter is fully integrated on-chip and is a standard passive third-order filter with five 4-bit programmable components (see Figure 77). The C1, C2, C3, R1, and R3 filter components are programmed with Register 0x087 through Register 0x089, as described in the DAC PLL Fixed Register Writes section.


Figure 77. Loop Filter

## Charge Pump

The charge pump current is 6-bit programmable and varies from 0.1 mA to 6.4 mA in 0.1 mA steps. The charge pump current is programmed into Register 0x08A for the DAC PLL, as shown in the DAC PLL Fixed Register Writes section. The charge pump calibration must be run one time during chip initialization to reduce reference spurs. This calibration is on by default.


Charge pump calibration is run during the first power-up of the PLL, and the coefficient of the calibration is held for all subsequent starts. The PLL is enabled by writing $0 \times 10$ into Register 0x083; however, the configuration registers must be programmed before the PLL is enabled. The calibration tries to match the up and down current, which minimizes the spurs at the reference frequency that appears at the DAC output. The charge pump calibration takes 64 reference clock cycles. Bit 5 in Register 0x084 notifies the user that the charge pump calibration is completed and is valid.

## Temperature Tracking

When properly configured, the device automatically selects one of the 512 VCO bands. The PLL settings selected by the device ensure that the PLL remains locked over the full $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ operating temperature range of the device without further adjustment. The PLL remains locked over the full temperature range even if the temperature during initialization is at one of the temperature extremes. Check the PLL lock bit to make sure that the calibration completed properly. The PLL lock bit is Bit 1 of Register 0x084.
To properly configure temperature tracking, follow the settings in the DAC PLL Fixed Register Writes section and the $\mathrm{f}_{\mathrm{Vco}}$ dependent SPI writes shown in Table 83.

Table 83. VCO Control Lookup Table Reference

| VCO Frequency | Register <br> 0x1B5 <br> Range (GHz) | Register <br> 0x1BB <br> Setting | Register <br> Oex1C5 <br> Setting |
| :--- | :--- | :--- | :--- |
| Setting |  |  |  |

## STARTING THE PLL

The programming sequence for the DAC PLL is as follows:

1. Program the registers in the DAC PLL Fixed Register Writes section.
2. Determine the VCO frequency based on the DAC frequency requirements.
3. Determine the VCO divider ratio to achieve the desired DAC frequency. Program the VCO divider ratio in Register 0x08B[1:0].
4. Determine the BCount ratio to achieve the desired PLL reference frequency ( 35 MHz to 80 MHz ). Program the BCount ratio in Register 0x085[7:0].
5. Determine the reference divider ratio to achieve the desired PLL reference frequency. Program the reference divider ratio in Register 0x08C[2:0].
6. Based on the $\mathrm{fvco}_{\mathrm{vco}}$ found in Step 2, write the temperature tracking registers as shown in Table 83.
7. Enable the DAC PLL synthesizer by setting Register 0x083[4] to 1 .

Register 0x084[5] notifies the user that the DAC PLL calibration is completed and is valid.
Register 0x084[1] notifies the user that the PLL has locked.
Register 0x084[7] and Register 0x084[6] notify the user that the DAC PLL hit the upper or lower edge of its operating band, respectively. If either of these bits are high, recalibrate the DAC PLL by setting Register 0x083[7] to 0 and then 1 .

## DAC PLL IRQ

The DAC PLL lock and lost signals are available as IRQ events. Use Register 0x01F[5:4] to enable these signals, and then use Register 0x023[5:4] to read back their statuses and reset the IRQ signals. See the Interrupt Request Operation section for more information.


Figure 79. Device Clock PLL Block Diagram

## ANALOG OUTPUTS

## TRANSMIT DAC OPERATION

Figure 80 shows a simplified block diagram of the transmit path DACs. The DAC core consists of a current source array, a switch core, digital control logic, and full-scale output current control. The DAC full-scale output current (Ioutrs) is nominally 20.48 mA . The output currents from the OUTx $\pm$ pins are complementary, meaning that the sum of the two currents always equals the fullscale current of the DAC. The digital input code to the DAC determines the effective differential current delivered to the load.


Figure 80. Simplified Block Diagram of DAC Core
The DAC has a 1.2 V band gap reference. A $4 \mathrm{k} \Omega$ external resistor, $\mathrm{R}_{\text {SET }}$ must be connected from the I120 pin to the ground plane. This resistor, along with the reference control amplifier, sets up the correct internal bias currents for the DAC. Because the full-scale current is inversely proportional to this resistor, the tolerance of $\mathrm{R}_{\text {SET }}$ is reflected in the full-scale output amplitude.
DACFSC_x (where x is a number from 0 to 3 that corresponds to DAC0 through DAC3) is a 10 -bit twos complement value that controls the full-scale current of each of the four DAC outputs. These values are stored in Register 0x040 to Register 0x047, as shown in Table 84.
The typical full-scale current for each DAC is given by:

$$
I_{\text {OUTFS }}=20.45+\left(D A C F S C \_x \times 6.55 \mathrm{~mA}\right) / 2^{(10-1)}
$$

For nominal values of $\mathrm{V}_{\text {REF }}(1.2 \mathrm{~V})$, $\mathrm{R}_{\text {SET }}(4 \mathrm{k} \Omega)$, and DACFSC_x ( 0 , which is midscale in twos complement), the full-scale current of the DAC is typically 20.48 mA . The DAC full-scale current can be adjusted from 13.9 mA to 27.0 mA , by programming the appropriate DACFSC_x values in Register 0x040 to Register 0x047. Analog output full-scale current vs. DAC gain code is plotted in Figure 81.

Table 84. DAC Full-Scale Current Registers

| Address | Value | Description |
| :--- | :--- | :--- |
| $0 \times 040[1: 0]$ | DACFSC_0[9:8] | Dual A I DAC MSB gain code |
| $0 \times 041[7: 0]$ | DACFSC_0[7:0] | Dual A I DAC LSB gain code |
| $0 \times 042[1: 0]$ | DACFSC_1[9:8] | Dual A Q DAC MSB gain code |
| $0 \times 043[7: 0]$ | DACFSC_1[7:0] | Dual A Q DAC LSB gain code |
| $0 \times 044[1: 0]$ | DACFSC_2[9:8] | Dual B I DAC MSB gain code |
| $0 \times 045[7: 0]$ | DACFSC_2[7:0] | Dual B I DAC LSB gain code |
| $0 \times 046[1: 0]$ | DACFSC_3[9:8] | Dual B Q DAC MSB gain code |
| $0 \times 047[7: 0]$ | DACFSC_3[7:0] | Dual B Q DAC LSB gain code |



Figure 81. DAC Full-Scale Current (loutrs) vs. DAC Gain Code

## Transmit DAC Transfer Function

The output currents from the OUTx + and OUTx- pins are complementary, meaning that the sum of the positive and negative currents always equals the full-scale current of the DAC. The digital input code to the DAC determines the effective differential current delivered to the load. OUTx $\pm$ provides the maximum output current when all bits are high for binary data. The output currents vs. DACCODE for the DAC outputs using binary format are expressed as

$$
\begin{align*}
& I_{\text {OUTP }}=\frac{D A C C O D E_{\text {BIN }}}{2^{N}-1} \times I_{\text {OUTFS }}  \tag{5}\\
& I_{\text {OUTN }}=I_{\text {OUTFS }}-I_{\text {OUTP }} \tag{6}
\end{align*}
$$

where $D A C C O D E_{\text {BIN }}$ is the 16 -bit input to the DAC in unsigned binary. $D A C C O D E_{\text {BIN }}$ has a range of 0 to $2^{\mathrm{N}}-1$.

If the data format is twos complement, the output currents are expressed as

$$
\begin{align*}
& I_{\text {OUTP }}=\frac{D A C C O D E_{T W O S}+2^{N-1}}{2^{N}-1} \times I_{\text {OUTFS }}  \tag{7}\\
& I_{\text {OUTN }}=I_{\text {OUTFS }}-I_{\text {OUTP }} \tag{8}
\end{align*}
$$

where $D A C C O D E_{T w o s}$ is the 16 -bit input to the DAC in twos complement. $D A C C O D E_{T W O S}$ has a range of $-2^{\mathrm{N}-1}$ to $2^{\mathrm{N}-1}-1$.

## Powering Down Unused DACs

Power down any unused DAC outputs to avoid burning excess power. The DAC power downs are located in Register 0x011. Register 0x011, Bit 6 corresponds to DAC0, Bit 5 corresponds to DAC1, Bit 4 corresponds to DAC2, and Bit 3 corresponds to DAC3. Write a 1 to each bit to power down the appropriate DACs.
Register 0x011, Bit 7 and Bit 2, must stay low to enable the band gap and DAC master bias, respectively.
For more information on which DACs to power down, see the DAC Power-Down Setup section.

## Self Calibration

The AD9144 has a self calibration feature that improves the DAC dc and ac linearity in zero or low IF applications. The performance improvement includes the INL/DNL, second and fourth harmonic distortions (HD2 and HD4), and second-order intermodulation distortion (IMD2) of the device. Figure 82 and Figure 83 show the typical DAC INL and DNL before and after the calibration. Figure 84 and Figure 85 show the calibration effect on the HD2, HD4, and IMD2 performance. The improvement from calibration decreases with the DAC output frequency. For improvement in HD2 and HD4, it is recommended to run the calibration routine when the desired output frequency is below 100 MHz . For improvement in IMD2, it is recommended to run the routine when the desired output frequency is below 200 MHz . A single run of the routine is sufficient to obtain the desired performance for both ac and dc performance.


Figure 82. Pre-Calibration and Post-Calibration, INL


Figure 83. Pre-Calibration and Post-Calibration, DNL


Figure 84. Pre-Calibration and Post-Calibration, HD2 and HD4


Figure 85. Pre-Calibration and Post-Calibration, IMD2

When using all four DACs, follow the procedure in Table 85 to perform a device self calibration. However, when using fewer than four DACs, follow the calibration routine shown in Table 86.

Table 85. Device Self Calibration Procedure for 4-Converter Setup

| Addr. | SPI Data Byte | Description |
| :---: | :---: | :---: |
| 0x0E7 | 0x38 | Enable calibration clock. |
| 0x0E8 | 0x0F | Calibrate all DACs. |
| 0x0ED | 0xA2 | Configure initial value. |
| 0x0E2 | 0x01 | Enable averaged calibration. |
| 0x0E2 | 0x03 | Start averaged calibration. |
| $\begin{aligned} & \hline \text { Read } \\ & 0 \times 023[7: 6] \end{aligned}$ | Ob10 | CAL_PASS (Register 0x023[7]) $=1$ to indicate that the calibration passed. <br> If CAL_PASS $=0$, check CAL_FAIL (Register 0x023[6]). If both CAL_PASS = 0 and CAL_FAIL $=0$, calibration is either still running or it never ran. Try waiting $\sim 100 \mathrm{~ms}$ and reread CAL_PASS and CAL_FAIL, or rerun the calibration routine. |
| 0x0E7 | 0x30 | Disable calibration clock. |

If using fewer than four converters, use the calibration routine in Table 86. See DAC Power-Down Setup for notes on which DACs to power down when using fewer than four converters.

Table 86. Device Self Calibration Procedure with Fewer than Four Converters Enabled

| Addr. | Bit | SPI Data <br> Byte | Description |
| :--- | :--- | :--- | :--- |
|  |  | $0 \times 38$ | Use highest comparator speed <br> and set calibration clock divider |
|  |  |  | Select DACs to calibrate |
|  | 3 | 0b0 or 0b1 | 1 if DAC3 is enabled |
|  | 2 | Ob0 or 0b1 | 1 if DAC2 is enabled |
|  | 1 | 0b0 or 0b1 | 1 if DAC1 is enabled |
|  | 0 | $0 b 0$ or 0b1 | 1 if DAC0 is enabled |
| 0x0ED |  | $0 \times$ A2 | Configure initial value |
| 0x0E9 |  | $0 \times 01$ | Enable calibration |
| 0x0E9 |  | $0 \times 03$ | Start calibration |
| $0 \times 0$ E7 |  | $0 \times 30$ | Disable calibration clock |

For each DAC calibrated, check the calibration status by writing a 1 in the corresponding bit of CAL_PAGE (Register 0x0E8) and reading Register 0x0E9. If the calibration completed correctly, CAL_FIN (Register 0x0E9[7]) $=1$ to indicate that calibration is complete, and Register 0x0E9[6:4] $=0$ to indicate that no errors occurred.

The post-calibration result is a function of operating temperature. A set of calibration coefficients obtained at one temperature may not be the optimal setting for a different temperature. Figure 86 and Figure 87 show the typical temperature drift effect after a single run calibration.

For optimal performance, run the calibration again when the operating temperature changes significantly. Note that it is recommended to power down the DAC outputs when running the calibration routine. If continuous transmission is required in the system, running the calibration again during the operation may not be an option. In this case, it is recommended to perform a calibration at the average temperature of the operating temperature range and to use the same set of coefficients during the operation. This results in the best overall performance over temperature.


Figure 86. Post-Calibration HD2 and HD4 over Temperature, Calibrated at $25^{\circ} \mathrm{C}$


Figure 87. Post-Calibration IMD2 over Temperature, Calibrated at $25^{\circ} \mathrm{C}$

## Self Calibration IRQ

Self calibration pass and fail signals are available as IRQ events. Use Register 0x01F[7:6] to enable these signals, and then use Register $0 \times 023$ [7:6] to read back their statuses and reset the IRQ signals. See the Interrupt Request Operation section for more information.

## DEVICE POWER DISSIPATION

The AD9144 has eight supply rails, AVDD33, DVDD12, SVDD12, SIOVDD33, CVDD12, IOVDD, $\mathrm{V}_{\text {TT }}$, and PVDD12, which can be driven from five regulators to achieve optimum performance, as shown in Figure 63.
The AVDD33 supply powers the DAC core circuitry. The power dissipation of the AVDD33 supply rail is independent of the digital operating mode and sample rate. The current drawn from the AVDD33 supply rail is typically $126 \mathrm{~mA}(416 \mathrm{~mW})$ when the full-scale current of DAC0 to DAC3 are set to the nominal value of 20.48 mA .

PVDD12 powers the DAC PLLs and varies depending on the DAC sample rate. CVDD12 can be combined with the PVDD12 regulator but requires proper bypass capacitor networks near the pins. CVDD12 powers the clock tree, and the current varies directly with the DAC sample rate. DVDD12 powers the DSP core, and the current draw depends on the number of DSP functions and the DAC sample rate used. SVDD12 supplies the SERDES lanes and associated circuitry including the equalizers, SERDES PLL, PHY, and up to the input of the DSP. The current depends on the number lanes and the lane bit rate. IOVDD powers the SPI circuit and draws very small current.

SIOVDD33 powers the equalizers for the SERDES lanes. The $\mathrm{V}_{\text {TT }}$ termination voltage draws a very small current of $<5 \mathrm{~mA}$.

## TEMPERATURE SENSOR

The AD9144 has a band gap temperature sensor for monitoring the temperature changes of the AD9144. The temperature must be calibrated against a known temperature to remove the device-to-device variation on the band gap circuit used to sense the temperature.
To monitor temperature change, the user must take a reading at a known ambient temperature for a single-point calibration of each AD9144 device.

$$
T x=T_{R E F}+7.3 \times\left(C O D E_{-} X-C O D E_{-} R E F\right) / 1000
$$

where:
$C O D E \_X$ is the readback code at the unknown temperature, $T x$. $C O D E \_R E F$ is the readback code at the calibrated temperature, $T_{\text {ReF }}$.
To use the temperature sensor, it must be enabled by setting Register 0x12F[0] to 1 . The user must write a 1 to Register 0x134[0] before reading back the die temperature from Register 0x132 and Register 0x133.

## START-UP SEQUENCE

Table 87 through Table 96 show the register writes needed to set up the AD9144 with $\mathrm{f}_{\text {DAC }}=1474.56 \mathrm{MHz}, 2 \times$ interpolation, and the DAC PLL enabled with a 368.64 MHz reference clock. The JESD204B interface is configured in Mode 4, dual-link mode, Subclass 1, and scrambling is enabled with all eight SERDES lanes running at 7.3728 Gbps, inputting twos complement formatted data. No remapping of lanes with the crossbar is done in this example.
The sequence of steps to properly start up the AD9144 are as follows:

1. Set up the SPI interface, power up necessary circuit blocks, make required writes to the configuration register, and set up the DAC clocks (see the Step 1: Start Up the DAC section).
2. Set the digital features of the AD9144 (see the Step 2: Digital Datapath section).
3. Set up the JESD204B links (see the Step 3: Transport Layer section).
4. Set up the physical layer of the SERDES interface (see the Step 4: Physical Layer section).
5. Set up the data link layer of the SERDES interface. This procedure is for quick startup or debug only and does not guarantee deterministic latency (see the Step 5: Data Link Layer section).
6. Check for errors on Link 0 and Link 1 (see the Step 6: Error Monitoring section).

These steps are outlined in detail in the following sections in tables that list the required register write and read commands.

## STEP 1: START UP THE DAC

Power-Up and DAC Initialization
Table 87. Power-Up and DAC Initialization

| Command | Address | Value | Description |
| :--- | :--- | :--- | :--- |
| W | $0 \times 000$ | $0 \times B D$ | Soft reset |
| W | $0 \times 000$ | $0 \times 3$ C | Deassert reset, set 4-wire SPI |
| W | $0 \times 011$ | $0 \times 00$ | Enable reference, DAC <br> channels, and master DAC |
| W | $0 \times 080$ | $0 \times 00$ | Power up all clocks <br> Wower up SYSREF receiver, <br> W |

## Required Device Configurations

Table 88. Required Device Configuration

| Command | Address | Value | Description |
| :--- | :--- | :--- | :--- |
| W | $0 \times 12 \mathrm{D}$ | $0 \times 8 \mathrm{~B}$ | Digital datapath <br> configuration <br> W |
| W | $0 \times 146$ | $0 \times 01$ | Digital datapath <br> configuration |
| W | $0 \times 2$ A4 | $0 \times F F$ | Clock configuration <br> SERDES interface |
| W | $0 \times 232$ | $0 \times$ FF | configuration <br> SERDES interface <br> Configuration |

## Step 1A: Configure the DAC PLL

Table 89. Configure DAC PLL

| Command | Address | Value | Description |
| :---: | :---: | :---: | :---: |
| W | 0x087 | 0x62 | Optimal DAC PLL loop filter settings |
| w | 0x088 | 0xC9 | Optimal DAC PLL loop filter settings |
| W | 0x089 | Ox0E | Optimal DAC PLL loop filter settings |
| w | 0x08A | 0x12 | Optimal DAC PLL charge pump settings |
| w | 0x08D | 0x7B | Optimal DAC LDO settings for DAC PLL |
| W | 0x1B0 | 0x00 | Power DAC PLL blocks when power machine is disabled |
| W | 0x1B9 | $0 \times 24$ | Optimal DAC PLL charge pump settings |
| W | 0x1BC | 0x0D | Optimal DAC PLL VCO control settings |
| W | 0x1BE | 0x02 | Optimal DAC PLL VCO power control settings |
| W | 0x1BF | 0x8E | Optimal DAC PLL VCO calibration settings |
| W | 0x1C0 | 0x2A | Optimal DAC PLL lock counter length setting |
| W | 0x1C1 | 0x2A | Optimal DAC PLL charge pump setting |
| W | 0x1C4 | 0x7E | Optimal DAC PLL varactor settings |
| W | 0x08B | 0x02 | Set the VCO LO divider to 8 so that $6 \mathrm{GHz} \leq \mathrm{f}_{\text {VCo }}=\mathrm{f}_{\text {DACLLK }} \times$ $2^{\text {(LODivMode }+1)} \leq 12 \mathrm{GHz}$ |
| W | 0x08C | 0x03 | Set the reference clock divider to 8 so that the reference clock into the PLL is less than 80 MHz |
| W | 0x085 | $0 \times 10$ | Set the B counter to 16 to divide the DAC clock down to $2 \times$ the reference clock |
| W | 0x1B5 | 0x09 | PLL lookup value from <br> Table 25 for fvco $\geq 7.25 \mathrm{GHz}$ |
| W | 0x1BB | $0 \times 13$ | PLL lookup value from <br> Table 25 for $\mathrm{fvco} \geq 7.25 \mathrm{GHz}$ |
| W | 0x1C5 | 0x06 | PLL lookup value from Table 25 for fvco $\geq 7.25 \mathrm{GHz}$ |
| W | 0x083 | 0x10 | Enable DAC PLL |
| R | 0x084 | $0 \times 01$ | Verify that Bit 1 reads back high for PLL locked |

## STEP 2: DIGITAL DATAPATH

Table 90. Digital Datapath

| Command | Address | Value | Description |
| :--- | :--- | :--- | :--- |
| W | $0 \times 112$ | $0 \times 01$ | Set the interpolation to $2 \times$ |
| W | $0 \times 110$ | $0 \times 00$ | Set twos complement data <br> format |

## STEP 3: TRANSPORT LAYER

Table 91. Link 0 Transport Layer

| Command | Address | Value | Description |
| :---: | :---: | :---: | :---: |
| W | 0x200 | 0x00 | Power up the interface |
| W | 0x201 | 0x00 | Enable all lanes |
| W | 0x300 | 0x08 | Bit $3=1$ for dual-link, Bit $2=$ 0 to access Link 0 registers |
| W | 0x450 | 0x00 | Set the device ID to match Tx (0x00 in this example) |
| W | 0x451 | 0x00 | Set the bank ID to match Tx (0x00 in this example) |
| W | 0x452 | 0x00 | Set the lane ID to match Tx ( $0 \times 00$ in this example) |
| W | 0x453 | $0 \times 83$ | Set descrambling and $\mathrm{L}=4$ (in $\mathrm{n}-1$ notation) |
| W | 0x454 | 0x00 | Set $\mathrm{F}=1$ (in $\mathrm{n}-1$ notation) |
| W | 0x455 | 0x1F | Set $\mathrm{K}=32$ (in $\mathrm{n}-1$ notation) |
| W | 0x456 | $0 \times 01$ | Set $M=2$ (in $\mathrm{n}-1$ notation) |
| W | 0x457 | 0x0F | Set $\mathrm{N}=16$ (in $\mathrm{n}-1$ notation) |
| W | 0x458 | 0x2F | Set Subclass 1 and $N P=16$ (in $\mathrm{n}-1$ notation) |
| W | 0x459 | 0x20 | Set JESD204B Version and $\mathrm{S}=1$ (in $\mathrm{n}-1$ notation) |
| W | 0x45A | 0x80 | Set HD $=1$ |
| W | 0x45D | 0x45 | Set checksum for Lane 0 |
| W | 0x46C | $0 \times 0 \mathrm{~F}$ | Deskew Lane 0 to Lane 3 |
| W | 0x476 | $0 \times 01$ | Set F (not in $\mathrm{n}-1$ notation) |
| W | 0x47D | 0x0F | Enable Lane 0 to Lane 3 |

Table 92. Link 1 Transport Layer

| Command | Address | Value | Description |
| :---: | :---: | :---: | :---: |
| W | 0x300 | 0x0C | Bit 3 $=1$ for dual-link, Bit $2=1$ to access registers for Link 1 |
| W | 0x450 | 0x00 | Set the device ID to match Tx (0x00 in this example) |
| W | 0x451 | 0x00 | Set the bank ID to match Tx ( $0 \times 00$ in this example) |
| W | 0x452 | 0x04 | Set the lane ID to match Tx (0x04 in this example) |
| W | 0x453 | 0x83 | Set descrambling and $\mathrm{L}=4$ (in $\mathrm{n}-1$ notation) |
| W | 0x454 | 0x00 | Set $\mathrm{F}=1$ (in $\mathrm{n}-1$ notation) |
| W | 0x455 | 0x1F | Set $\mathrm{K}=32$ (in $\mathrm{n}-1$ notation) |
| W | 0x456 | $0 \times 01$ | Set $\mathrm{M}=2$ (in $\mathrm{n}-1$ notation) |
| W | 0x457 | 0x0F | Set $\mathrm{N}=16$ (in $\mathrm{n}-1$ notation) |
| W | 0x458 | 0x2F | Set Subclass 1 and NP = 16 (in $\mathrm{n}-1$ notation) |
| W | 0x459 | 0x20 | Set JESD204B and $\mathrm{S}=1$ (in $\mathrm{n}-1$ notation) |
| W | 0x45A | 0x80 | Set HD |
| W | 0x45D | 0x45 | Set checksum for Lane 0 |
| W | 0x46C | 0x0F | Deskew Lane 4 to Lane 7 |
| W | 0x476 | $0 \times 01$ | Set F (not in $\mathrm{n}-1$ notation) |
| W | 0x47D | 0x0F | Enable Lane 4 to Lane 7 |

## STEP 4: PHYSICAL LAYER

Table 93. Physical Layer

| Command | Address | Value | Description |
| :---: | :---: | :---: | :---: |
| W | 0x2AA | 0xB7 | SERDES interface termination setting |
| W | $0 \times 2 \mathrm{AB}$ | 0x87 | SERDES interface termination setting |
| W | 0x2B1 | 0xB7 | SERDES interface termination setting |
| W | 0x2B2 | 0x87 | SERDES interface termination setting |
| W | 0x2A7 | $0 \times 01$ | Autotune PHY setting |
| W | 0x2AE | $0 \times 01$ | Autotune PHY setting |
| W | 0x314 | $0 \times 01$ | SERDES SPI configuration |
| W | 0x230 | 0x28 | Configure CDRs in half rate mode |
| W | 0x206 | 0x00 | Resets CDR logic |
| W | 0x206 | 0x01 | Release CDR logic reset |
| W | 0x289 | 0x04 | Configure PLL divider to 1 along with PLL required configuration |
| W | 0x284 | 0x62 | Optimal SERDES PLL loop filter |
| W | 0x285 | 0xC9 | Optimal SERDES PLL loop filter |
| W | 0x286 | Ox0E | Optimal SERDES PLL loop filter |
| W | 0x287 | 0x12 | Optimal SERDES PLL charge pump |
| W | 0x28A | 0x7B | Optimal SERDES PLL VCO LDO |
| W | 0x28B | 0x00 | Optimal SERDES PLL configuration |
| W | 0x290 | 0x89 | Optimal SERDES PLL VCO varactor |
| W | 0x294 | 0x24 | Optimal SERDES PLL charge pump |
| W | 0x296 | 0x03 | Optimal SERDES PLL VCO |
| W | 0x297 | 0x0D | Optimal SERDES PLL VCO |
| W | 0x299 | 0x02 | Optimal SERDES PLL configuration |
| W | 0x29A | 0x8E | Optimal SERDES PLL VCO varactor |
| W | 0x29C | $0 \times 2 \mathrm{~A}$ | Optimal SERDES PLL charge pump |
| W | 0x29F | 0x78 | Optimal SERDES PLL VCO varactor |
| W | 0x2A0 | 0x06 | Optimal SERDES PLL VCO varactor |
| W | 0x280 | 0x01 | Enable SERDES PLL |
| R | 0x281 | 0x01 | Verify that Bit 0 reads back high for SERDES PLL lock |
| W | 0x268 | 0x62 | Set EQ mode to low power |

AD9144

## STEP 5: DATA LINK LAYER

Note that this procedure does not guarantee deterministic latency.
Table 94. Data Link Layer-Does Not Guarantee
Deterministic Latency

| Command | Address | Value | Description |
| :--- | :--- | :--- | :--- |
| W | $0 \times 301$ | $0 \times 01$ | Set subclass to 1 <br> Set the LMFC delay setting <br> to 0 |
| W | $0 \times 304$ | $0 \times 00$ | $0 \times 305$ |
| W | $0 \times 00$ | Set the LMFC delay setting <br> to 0 |  |
| W | $0 \times 306$ | $0 \times 0$ A | Set the LMFC receive buffer <br> delay to 10 <br> Set the LMFC receive buffer <br> delay to 10 |
| W | $0 \times 03$ A | $0 \times 01$ | Set sync mode to one-shot <br> sync <br> Enable the sync machine |
| W | $0 \times 03$ A | $0 \times 81$ | Arm the sync machine |
| W | $0 \times 03$ A | $0 \times C 1$ | Ensure that at least one <br> SYSREF $\pm$ edge is sent to the <br> device <br> Bit 1 and Bit 0 = 1 to enable <br> SYSREF $\pm$ |
| Signal |  | Link 0and Link 1, Bit 2 = 0 <br> to access Link 0 |  |
| W |  |  |  |

## STEP 6: ERROR MONITORING

## Link 0 Checks

Confirm that the registers in Table 95 read back as noted and that system tasks are completed as described.

Table 95. Link 0 Checks

| Command | Address | Value | Description |
| :---: | :---: | :---: | :---: |
| R | 0x470 | 0x0F | Acknowledge that four consecutive K28.5 characters have been detected on Lane 0 to Lane 3. |
| $\overline{\text { SYNCOUTO } \pm}$ Signal |  |  | Confirm that $\overline{\text { SYNCOUTO } \pm}$ is high. |
| SERDINx $\pm$ Signals |  |  | Apply ILAS and data to SERDES input pins. |
| R | 0x471 | 0x0F | Check for frame sync on all lanes. |
| R | 0x472 | 0xOF | Check for good checksum. |
| R | 0x473 | 0x0F | Check for ILAS. |

## Link 1 Checks

Confirm that the registers in Table 96 read back as noted and that system tasks are completed as described.

Table 96. Link 1 Checks

| Command | Address | Value | Description |
| :---: | :---: | :---: | :---: |
| W | 0x300 | 0x0F | Bit 2 = 1 to access Link 1. |
| R | 0x470 | 0x0F | Acknowledge that four consecutive K28.5 characters have been detected on Lane 4 to Lane 7. |
| $\overline{\text { SYNCOUTO } \pm}$ <br> Signal |  |  | Confirm that $\overline{\text { SYNCOUTO } \pm}$ is high. |
| SERDINx $\pm$ Signals |  |  | Apply ILAS and data to SERDES input pins. |
| R | 0x471 | 0x0F | Check for frame sync on all lanes. |
| R | 0x472 | 0x0F | Check for good checksum. |
| R | 0x473 | 0xOF | Check for ILAS. |

## AD9144

## REGISTER MAPS AND DESCRIPTIONS

In the following tables, register addresses (Reg. column) and reset (Reset column) values are hexadecimal, and in the read/write (R/W) column, R means read only, W means write only, R/W means read/write, and N/A means not applicable. All values in the register address and reset columns are hexadecimal numbers.

## DEVICE CONFIGURATION REGISTER MAP

Table 97. Device Configuration Register Map

| Reg. | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset | R/W |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0x000 | SPI_INTFCONFA | $\begin{array}{\|l\|} \hline \text { SOFT } \\ \text { RESET_M } \end{array}$ | LSBFIRST_ <br> M | ADDRINC_M | SDOACTIVE_M | SDOACTIVE | ADDRINC | LSBFIRST | SOFTRESET | 0x00 | R/W |
| 0x003 | CHIPTYPE | CHIPTYPE |  |  |  |  |  |  |  | 0x04 | R |
| 0x004 | PRODIDL | PRODIDL |  |  |  |  |  |  |  | 0x44 | R |
| 0x005 | PRODIDH | PRODIDH |  |  |  |  |  |  |  | $0 \times 91$ | R |
| 0x006 | CHIPGRADE | PROD_GRADE |  |  |  | DEV_REVISION |  |  |  | 0x08 | R |
| 0x008 | SPI_PAGEINDX | RESERVED |  |  |  |  |  | DUAL_PAGE |  | 0x03 | RW |
| 0x00A | SCRATCH_PAD | SCRATCHPAD |  |  |  |  |  |  |  | 0x00 | RWW |
| $0 \times 011$ | PWRCNTRLO | PD_BG | PD_DAC_0 | PD_DAC_1 | PD_DAC_2 | PD_DAC_3 | PD_DACM | RESERVED |  | 0x7C | RWW |
| 0x012 | TXENMASK | RESERVED |  |  |  |  |  | DUALB MASK | DUALA MASK | 0x00 | R/W |
| 0x013 | PWRCNTRL3 | RESERVED | PDP PROTECT_ OUT | TX_PROTECT_ OUT | RESERVED | SPI_PROTECT_OUT | SPI_PROTECT | RESERVED |  | $0 \times 20$ | R/W |
| 0x014 | GROUP_DLY | RESERVED |  |  |  | GROUP_DLY |  |  |  | 0x88 | RWW |
| 0x01F | IRQEN STATUSMODEO | IRQEN SMODE CALPASS | IRQEN SMODE CALFAIL | IRQEN SMODE DACPLLLOST | IRQEN_SMODE _DACPLLLOCK | IRQEN_SMODE SERPLLLOST | IRQEN_SMODE SERPLLLOCK | IRQEN SMODE LANEFIFOERR | RESERVED | $0 \times 00$ | RWW |
| 0x020 | IRQEN STATUSMODE1 | RESERVED |  |  |  | IRQEN_SMODE PRBS3 | IRQEN_SMODE PRBS2 | $\begin{aligned} & \text { IRQEN_ } \\ & \text { SMODE } \\ & \text { PRBS1 } \end{aligned}$ | $\begin{aligned} & \text { IRQEN_ } \\ & \text { SMODE_ } \\ & \text { PRBSO } \end{aligned}$ | $0 \times 00$ | R/W |
| 0x021 | IRQEN STATUSMODE2 | IRQEN SMODE PDPERRO | RESERVED | IRQEN SMODE <br> BLNKDONEO | IRQEN_SMODE _NCO_ALIGNO | IRQEN_SMODE SYNC_LOCKO | IRQEN_SMODE SYNC_ROTATEO | IRQEN SMODE SYNC WLIMO | IRQEN SMODE SYNC_TRIPO | 0x00 | R/W |
| 0x022 | IRQEN_ STATUSMODE3 | IRQEN SMODE PDPERR1 | RESERVED | IRQEN SMODE BLNKDONE1 | IRQEN_SMODE _NCO_ALIGN1 | IRQEN_SMODE SYNC_LOCK1 | IRQEN SMODE_SYNC_ ROTATE1 | IRQEN SMODE SYNC WLIM1 | IRQEN SMODE SYNC_TRIP1 | $0 \times 00$ | R/W |
| 0x023 | IRQ_STATUS0 | CALPASS | CALFAIL | DACPLLLOST | DACPLLLOCK | SERPLLLOST | SERPLLLOCK | LANEFIFOERR | RESERVED | $0 \times 00$ | R |
| 0x024 | IRQ_STATUS1 | RESERVED |  |  |  | PRBS3 | PRBS2 | PRBS1 | PRBSO | 0x00 | R |
| 0x025 | IRQ_STATUS2 | PDPERR0 | RESERVED | BLNKDONEO | NCO ALIGNO | SYNC <br> LOCKO | SYNC ROTATEO | SYNC WLIMO | SYNC TRIPO | 0x00 | R |
| 0x026 | IRQ_STATUS3 | PDPERR1 | RESERVED | BLNKDONE1 | NCO ALIGN1 | SYNC LOCK1 | SYNC ROTATE1 | SYNC WLIM1 | SYNC TRIP1 | $0 \times 00$ | R |
| 0x030 | JESD_CHECKS | RESERVED |  | ERR_DLYOVER | ERR_WINLIMIT | ERR_JESDBAD | ERR_KUNSUPP | ERR <br> SUBCLASS | ERR INTSUPP | $0 \times 00$ | R |
| 0x034 | SYNC_ ERRWINDOW | RESERVED |  |  |  |  | ERRWINDOW |  |  | $0 \times 00$ | R/W |
| 0x038 | SYNC_LASTERR_L | RESERVED |  |  |  | LASTERROR |  |  |  | 0x00 | R |
| 0x039 | SYNC_LASTERR_H | LASTUNDER | LASTOVER | RESERVED |  |  |  |  |  | 0x00 | R |
| 0x03A | SYNC_CONTROL | SYNCENABLE | SYNCARM | SYNCCLR- <br> STKY | SYNCCLRLAST | SYNCMODE |  |  |  | $0 \times 00$ | RWW |
| 0x03B | SYNC_STATUS | SYNC BUSY | RESERVED |  |  | SYNC_LOCK | SYNC ROTATE | SYNC_WLIM | SYNC TRIP | $0 \times 00$ | R |
| 0x03C | SYNC_CURRERR_L | RESERVED |  |  |  | CURRERROR |  |  |  | 0x00 | R |

Data Sheet


| Reg. | Name | Bit 7 Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset | R/W |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0x112 | INTERP_MODE | RESERVED |  |  |  | INTERP_MODE |  |  | 0x01 | R/W |
| 0x113 | NCO_FTW_ UPDATE | RESERVED |  |  |  |  | FTW_UPDATE_ ACK | FTW UPDATE_ REQ | 0x00 | RW |
| 0x114 | FTW0 | FTW[7:0] |  |  |  |  |  |  | 0x00 | R/W |
| 0x115 | FTW1 | FTW[15:8] |  |  |  |  |  |  | 0x00 | RWW |
| $0 \times 116$ | FTW2 | FTW[23:16] |  |  |  |  |  |  | 0x00 | R/W |
| $0 \times 117$ | FTW3 | FTW[31:24] |  |  |  |  |  |  | 0x00 | R/W |
| $0 \times 118$ | FTW4 | FTW[39:32] |  |  |  |  |  |  | 0x00 | RWW |
| $0 \times 119$ | FTW5 | FTW[47:40] |  |  |  |  |  |  | 0x10 | RW |
| $0 \times 11 \mathrm{~A}$ | NCO_PHASE OFFSETO | NCO_PHASE_OFFSET[7:0] |  |  |  |  |  |  | 0x00 | RW |
| 0x11B | NCO_PHASE OFFSET1 | NCO_PHASE_OFFSET[15:8] |  |  |  |  |  |  | $0 \times 00$ | RW |
| 0x11C | PHASE_ADJ0 | PHASE_ADJ[7:0] |  |  |  |  |  |  | 0x00 | RWW |
| 0x11D | PHASE_ADJ1 | RESERVED |  | PHASE_ADJ[12:8] |  |  |  |  | 0x00 | R/W |
| 0x11F | TXEN_SM_0 | FALL_COUNTERS | RISE_COUNTERS |  | RESERVED | PROTECT_OUT_ INVERT | RESERVED |  | 0x83 | RW |
| 0x121 | TXEN_RISE_ COUNT_0 | RISE_COUNT_0 |  |  |  |  |  |  | 0x0F | R/W |
| 0x122 | TXEN_RISE_ COUNT_1 | RISE_COUNT_1 |  |  |  |  |  |  | 0x00 | R/W |
| 0x123 | TXEN_FALL_ COUNT_0 | FALL_COUNT_0 |  |  |  |  |  |  | 0xFF | R/W |
| 0x124 | TXEN_FALL_ COUNT_1 | FALL_COUNT_1 |  |  |  |  |  |  | 0xFF | R/W |
| 0x12D | DEVICE_CONFIG_ REG_0 | DEVICE_CONFIG_0 |  |  |  |  |  |  | 0x46 | R/W |
| 0x12F | DIE_TEMP_CTRLO | RESERVED |  |  |  |  |  | AUXADC ENABLE | 0x20 | R/W |
| 0×132 | DIE_TEMP0 | DIE_TEMP[7:0] |  |  |  |  |  |  | 0x00 | R |
| 0x133 | DIE_TEMP1 | DIE_TEMP[15:8] |  |  |  |  |  |  | 0x00 | R |
| 0x134 | DIE_TEMP_ UPDATE | RESERVED |  |  |  |  |  | DIE_TEMP_ UPDATE | 0x00 | RWW |
| 0x135 | DC_OFFSET_CTRL | RESERVED |  |  |  |  |  | $\begin{aligned} & \text { DC_OFFSET_ } \\ & \text { ON } \end{aligned}$ | 0x00 | R/W |
| 0x136 | IPATH_DC OFFSET_1PART0 | LSB_OFFSET_I[7:0] |  |  |  |  |  |  | $0 \times 00$ | RWW |
| 0x137 | IPATH_DC OFFSET_1PART1 | LSB_OFFSET_\|[15:8] |  |  |  |  |  |  | $0 \times 00$ | RW |
| 0x138 | QPATH_DC OFFSET_1PARTO | LSB_OFFSET_Q[7:0] |  |  |  |  |  |  | $0 \times 00$ | RW |
| 0x139 | QPATH_DC OFFSET_1PART1 | LSB_OFFSET_Q[15:8] |  |  |  |  |  |  | 0x00 | R/W |
| 0x13A | IPATH_DC OFFSET_2PART | RESERVED |  |  |  | SIXTEENTH_OFFSET_I |  |  | $0 \times 00$ | R/W |
| 0x13B | QPATH_DC OFFSET_2PART | RESERVED |  |  |  | SIXTEENTH_OFFSET_Q |  |  | $0 \times 00$ | R/W |
| 0x13C | IDAC_DIG_GAIN0 | IDAC_DIG_GAIN[7:0] |  |  |  |  |  |  | 0xEA | RWW |
| 0x13D | IDAC_DIG_GAIN1 | RESERVED |  |  | IDAC_DIG_GAIN[11:8] |  |  |  | 0x0A | RW |
| 0x13E | $\begin{aligned} & \text { QDAC_DIG_ } \\ & \text { GAIN0 } \end{aligned}$ | QDAC_DIG_GAIN[7:0] |  |  |  |  |  |  | 0xEA | RW |
| 0x13F | QDAC_DIG_GAIN1 | RESERVED |  |  | QDAC_DIG_GAIN[11:8] |  |  |  | 0x0A | RW |
| 0x140 | GAIN_RAMP_UP_ STEPO | GAIN_RAMP_UP_STEP[7:0] |  |  |  |  |  |  | 0x04 | RW |

Data Sheet

| Reg. | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset | R/W |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0x141 | GAIN_RAMP_ UP_STEP1 | RESERVED |  |  |  | GAIN_RAMP_UP_STEP[11:8] |  |  |  | 0x00 | RW |
| 0x142 | GAIN_RAMP_ DOWN_STEPO | GAIN_RAMP_DOWN_STEP[7:0] |  |  |  |  |  |  |  | 0x09 | RW |
| 0x143 | GAIN_RAMP DOWN_STEP1 | RESERVED |  |  |  | GAIN_RAMP_DOWN_STEP[11:8] |  |  |  | 0x00 | RW |
| 0x146 | DEVICE_CONFIG_ REG_1 | DEVICE_CONFIG_1 |  |  |  |  |  |  |  | 0x00 | RW |
| 0x147 | BSM_STAT | SOFTBLANKRB |  | RESERVED |  |  |  |  |  | 0x00 | R |
| 0x14B | PRBS | $\begin{aligned} & \text { PRBS } \\ & \text { GOOD_Q } \end{aligned}$ | $\begin{aligned} & \text { PRBS__ } \\ & \text { GOOD_I } \end{aligned}$ | RESERVED |  |  | PRBS_MODE | PRBS_RESET | PRBS_EN | 0x10 | RW |
| 0x14C | PRBS_ERROR_I | PRBS_COUNT_I |  |  |  |  |  |  |  | 0x00 | R |
| 0x14D | PRBS_ERROR_Q | PRBS_COUNT_Q |  |  |  |  |  |  |  | 0x00 | R |
| 0x1B0 | DACPLLTO | DAC_PLL_PWR |  |  |  |  |  |  |  | 0xFA | RW |
| 0x1B5 | DACPLLT5 | RESERVED |  |  |  | VCO_VAR |  |  |  | 0x83 | RW |
| 0x1B9 | DACPLLT9 | DAC_PLL_CP1 |  |  |  |  |  |  |  | 0x34 | RW |
| 0x1BB | DACPLLTB | RESERVED |  |  | VCO_BIAS_TCF |  | VCO_BIAS_REF |  |  | 0xOC | RW |
| 0x1BC | DACPLLTC | DAC_PLL_VCO_CTRL |  |  |  |  |  |  |  | 0x00 | RW |
| 0x1BE | DACPLLTE | DAC_PLL_VCO_PWR |  |  |  |  |  |  |  | 0x00 | RW |
| 0x1BF | DACPLLTF | DAC_PLL_VCOCAL |  |  |  |  |  |  |  | 0x8D | RW |
| 0x1C0 | DACPLLT10 | DAC_PLL_LOCK_CNTR |  |  |  |  |  |  |  | 0x2E | RW |
| 0x1C1 | DACPLLT11 | DAC_PLL_CP2 |  |  |  |  |  |  |  | 0×24 | RW |
| 0x1C4 | DACPLLT17 | DAC_PLL_VAR1 |  |  |  |  |  |  |  | 0x33 | RW |
| 0x1C5 | DACPLLT18 | DAC_PLL_VAR2 |  |  |  |  |  |  |  | 0x08 | R/W |
| 0×200 | MASTER_PD | RESERVED |  |  |  |  |  |  | $\begin{array}{\|l\|l\|} \hline \text { SPI_PD_PSTER } \\ \text { MASTE } \end{array}$ | 0x01 | RW |
| 0×201 | PHY_PD | SPI_PD_PHY |  |  |  |  |  |  |  | 0x00 | RW |
| 0×203 | GENERIC_PD | RESERVED |  |  |  |  |  | $\begin{aligned} & \text { SPI_ } \\ & \text { SYNC1_PD } \end{aligned}$ | $\begin{aligned} & \text { SPI_ } \\ & \text { SYNC2_PD } \end{aligned}$ | 0x00 | RW |
| 0×206 | CDR_RESET | RESERVED |  |  |  |  |  |  | SPI_CDR_ RESETN | 0x01 | RW |
| 0x230 | CDR OPERATING MODE_REG_0 |  | ERVED | ENHALFRATE | RESERVED |  |  | CDR OVERSAMP | RESERVED | 0×28 | RW |
| 0x232 | DEVICE_CONFIG_ REG_3 | DEVICE_CONFIG_3 |  |  |  |  |  |  |  | 0x0 | RW |
| 0×268 | EQ_BIAS_REG | EQ_POWE | R_MODE | RESERVED |  |  |  |  |  | 0x62 | RW |
| 0x280 | SERDESPLL <br> ENABLE_CNTRL | RESERVED |  |  |  |  | RECAL SERDESPLL | RESERVED | ENABLE SERDESPLL | 0x00 | RW |
| 0×281 | PLL_STATUS |  | ERVED | SERDES_PLL OVERRANGE H | SERDES_PLL OVERRANGE_L | $\begin{aligned} & \text { SERDES_PLL_CAL_ } \\ & \text { VALID_RB } \end{aligned}$ | RESERVED |  | SERDES_PLL LOCK_RB | 0x00 | R |
| 0×284 | LOOP_FILTER_1 | LOOP_FILTER_1 |  |  |  |  |  |  |  | 0x77 | RW |
| 0×285 | LOOP_FILTER_2 | LOOP_FILTER_2 |  |  |  |  |  |  |  | 0x87 | RW |
| 0×286 | LOOP_FILTER_3 | LOOP_FILTER_3 |  |  |  |  |  |  |  | 0x08 | RW |
| 0×287 | SERDES_PLL_CP1 | SERDES_PLL_CP1 |  |  |  |  |  |  |  | 0x3F | RW |
| 0x289 | REF_CLK DIVIDER_LDO | RESERVED |  |  |  |  | DEVICE CONFIG_4 | SERDES_PLL_DIV_MODE |  | 0x00 | RW |
| 0×28A | VCO_LDO | SERDES_PLL_VCO_LDO |  |  |  |  |  |  |  | 0x2B | RW |
| 0×28B | SERDES_PLL_PD1 | SERDES_PLL_PD1 |  |  |  |  |  |  |  | 0x7F | RW |
| 0×290 | SERDESPLL_VAR1 | SERDES_PLL_VAR1 |  |  |  |  |  |  |  | 0x83 | RW |
| 0×294 | SERDES_PLL_CP2 | SERDES_PLL_CP2 |  |  |  |  |  |  |  | 0xB0 | RW |
| 0×296 | SERDESPLL_VCO1 | SERDES_PLL_VCO1 |  |  |  |  |  |  |  | 0xOC | RW |
| 0×297 | SERDESPLL_VCO2 | SERDES_PLL_VCO2 |  |  |  |  |  |  |  | 0x00 | RW |



Data Sheet


| Reg. | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset | R/W |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0x43E | COMPSUM6_REG | FCMP6_RD |  |  |  |  |  |  |  | 0x00 | R |
| 0x442 | LID7_REG | RESERVED |  |  | LID7_RD |  |  |  |  | 0x00 | R |
| 0x445 | CHECKSUM7_REG | FCHK7_RD |  |  |  |  |  |  |  | 0x00 | R |
| 0x446 | COMPSUM7_REG | FCMP7_RD |  |  |  |  |  |  |  | 0x00 | R |
| 0x450 | ILS_DID | DID |  |  |  |  |  |  |  | 0x00 | R/W |
| 0x451 | ILS_BID | ADJCNT |  |  |  | BID |  |  |  | 0x00 | R/W |
| 0x452 | ILS_LID0 | RESERVED | ADJDIR | PHADJ | LID0 |  |  |  |  | 0x00 | R/W |
| 0x453 | ILS_SCR_L | SCR | RESERVED |  | L-1 |  |  |  |  | 0x83 | R/W |
| 0x454 | ILS_F | F-1 |  |  |  |  |  |  |  | 0x00 | R/W |
| 0x455 | ILS_K | RESERVED |  |  | K-1 |  |  |  |  | 0x1F | R/W |
| 0x456 | ILS_M | M-1 |  |  |  |  |  |  |  | 0x01 | R/W |
| 0x457 | ILS_CS_N | CS |  | RESERVED | N-1 |  |  |  |  | 0x0F | R/W |
| 0x458 | ILS_NP | SUBCLASSV |  |  | NP-1 |  |  |  |  | 0x2F | R/W |
| 0x459 | ILS_S | JESDV |  |  | S-1 |  |  |  |  | 0x20 | R/W |
| 0x45A | ILS_HD_CF | HD | RESERVED |  | CF |  |  |  |  | 0x80 | R/W |
| 0x45B | ILS_RES1 | RES1 |  |  |  |  |  |  |  | 0x00 | R/W |
| 0x45C | ILS_RES2 | RES2 |  |  |  |  |  |  |  | 0x00 | R/W |
| 0x45D | ILS_CHECKSUM | FCHK0 |  |  |  |  |  |  |  | 0x45 | R/W |
| 0x46B | ERRCNTRMON_RB | READERRORCNTR |  |  |  |  |  |  |  | 0x00 | R |
| 0x46B | ERRCNTRMON | RESERVED | LANESEL |  |  | RESERVED |  | CNTRSEL |  | 0x00 | R/W |
| 0x46C | LANEDESKEW | LANEDESKEW |  |  |  |  |  |  |  | 0x0F | R/W |
| 0x46D | BADDISPARITY_RB | BADDIS |  |  |  |  |  |  |  | 0x00 | R |
| 0x46D | BADDISPARITY | $\begin{array}{\|l} \text { RST_IRQ_ } \\ \text { DIS } \end{array}$ | DISABLE ERR_CNTR_ DIS | RST ERR CNTR_DIS | RESERVED |  | LANE_ADDR_DIS |  |  | 0x00 | R/W |
| 0x46E | NIT_RB | NIT |  |  |  |  |  |  |  | 0x00 | R |
| 0x46E | NIT_W | $\begin{aligned} & \text { RST_IRQ_ } \\ & \text { NIT } \end{aligned}$ | DISABLE ERR_CNTR NIT | $\begin{aligned} & \text { RST_ERR_ } \\ & \text { CNTR_NIT } \end{aligned}$ | RESERVED |  | LANE_ADDR_NIT |  |  | 0x00 | R/W |
| 0x46F | UNEXPECTEDCONTROL_RB | UCC |  |  |  |  |  |  |  | 0x00 | R |
| 0x46F | UNEXPECTEDCONTROL_W | $\begin{aligned} & \text { RST_IRQ_ } \\ & \text { UCC } \end{aligned}$ | DISABLE_ ERR_CNTR_ UCC | RST_ERR_ CNTR_UCC | RESERVED |  | LANE_ADDR_UCC |  |  | 0x00 | R/W |
| 0x470 | CODEGRPSYNCFLG | CODEGRPSYNC |  |  |  |  |  |  |  | 0x00 | R/W |
| 0x471 | FRAMESYNCFLG | FRAMESYNC |  |  |  |  |  |  |  | 0x00 | R/W |
| 0x472 | GOODCHKSUMFLG | GOODCHECKSUM |  |  |  |  |  |  |  | 0x00 | R/W |
| 0x473 | INITLANESYNCFLG | INITIALLANESYNC |  |  |  |  |  |  |  | 0x00 | R/W |
| 0x476 | CTRLREG1 | F |  |  |  |  |  |  |  | 0x01 | R/W |
| 0x477 | CTRLREG2 | ILAS MODE | RESERVED |  |  | THRESHOLD_ MASK_EN | RESERVED |  |  | 0x00 | R/W |
| 0x478 | KVAL | KSYNC |  |  |  |  |  |  |  | 0x01 | R/W |
| $0 \times 47 \mathrm{~A}$ | IRQVECTOR_MASK | BADDIS MASK | NIT_MASK | UCC MASK | RESERVED | INITIALLANESYNC MASK | BADCHECK SUM_MASK | FRAMESYNC MASK | CODEGRP <br> SYNC_MASK | 0x00 | R/W |
| 0x47A | IRQVECTOR_FLAG | $\begin{array}{\|l} \text { BADDIS_ } \\ \text { FLAG } \end{array}$ | NIT_FLAG | UCC_FLAG | RESERVED | INITIALLANESYNC FLAG | BADCHECKSUM _FLAG | FRAMESYNC FLAG | CODEGRP <br> SYNC_FLAG | 0x00 | R |
| 0x47B | SYNCASSERTIONMASK | BADDIS_S | NIT_S | UCC_S | CMM | CMM_ENABLE | RESERVED |  |  | 0x008 | R/W |
| 0x47C | ERRORTHRES | ETH |  |  |  |  |  |  |  | 0xFF | RWW |
| 0x47D | LANEENABLE | LANE_ENA |  |  |  |  |  |  |  | 0x0F | RWW |
| $0 \times 47 \mathrm{E}$ | RAMP_ENA | RESERVED |  |  |  |  |  |  | ENA_RAMP_ CHECK | 0x00 | R/W |


| Data sheet AD9144 |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Reg. | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset | R/W |
| 0x520 | DIG_TESTO | RESERVED |  |  |  |  |  | DC_TEST_ MODE | RESERVED | 0x1C | R/W |
| 0x521 | DC_TEST_VALUEIO | DC_TEST_VALUEI[7:0] |  |  |  |  |  |  |  | 0x00 | R/W |
| 0x522 | DC_TEST_VALUEI1 | DC_TEST_VALUEI[15:8] |  |  |  |  |  |  |  | 0x00 | R/W |
| 0x523 | DC_TEST VALUEQ0 | DC_TEST_VALUEQ[7:0] |  |  |  |  |  |  |  | 0x00 | R/W |
| 0x524 | DC_TEST VALUEQ1 | DC_TEST_VALUEQ[15:8] |  |  |  |  |  |  |  | $0 \times 00$ | R/W |

## DEVICE CONFIGURATION REGISTER DESCRIPTIONS

Table 98. Device Configuration Register Descriptions

| Address | Name | Bit No. | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0x000 | SPI_INTFCONFA | 7 | SOFTRESET_M |  | Soft Reset (Mirror). | 0x0 | R |
|  |  | 6 | LSBFIRST_M |  | LSB First (Mirror). | 0x0 | R |
|  |  | 5 | ADDRINC_M |  | Address Increment (Mirror). | 0x0 | R |
|  |  | 4 | SDOACTIVE_M |  | SDO Active (Mirror). | 0x0 | R |
|  |  | 3 | SDOACTIVE |  | SDO Active. | 0x0 | R/W |
|  |  | 2 | ADDRINC | 1 0 | Address Increment. Controls whether addresses are incremented or decremented during multibyte data transfers. <br> Addresses are incremented during multibyte data transfers <br> Addresses are decremented during multibyte data transfers | 0x0 | R/W |
|  |  | 1 | LSBFIRST | $\begin{aligned} & 1 \\ & 0 \end{aligned}$ | LSB First. Controls whether input and output data are oriented as LSB first or MSB first. <br> Shift LSB in first <br> Shift MSB in first | 0x0 | R/W |
|  |  | 0 | SOFTRESET | 1 | Soft Reset. Setting this bit initiates a reset. This bit is autoclearing after the soft reset is complete. <br> Assert soft reset | 0x0 | R/W |
| 0x003 | CHIPTYPE | [7:0] | CHIPTYPE |  | The product type is "High Speed DAC", which is represented by a code of $0 \times 04$. | 0x4 | R |
| 0x004 | PRODIDL | [7:0] | PRODIDL |  | Product Identification Low. | 0x44 | R |
| 0x005 | PRODIDH | [7:0] | PRODIDH |  | Product Identification High. | 0x91 | R |
| 0x006 | CHIPGRADE | [7:4] | PROD_GRADE |  | Product Grade. | 0x0 | R |
|  |  | [3:0] | DEV_REVISION |  | Device Revision. | 0x8 | R |
| 0x008 | SPI_PAGEINDX | [7:2] | RESERVED |  | Reserved. | 0x0 | R |
|  |  | [1:0] | DUAL_PAGE | 0b01 <br> 0b10 <br> 0b11 | Dual Paging. Selects which dual DAC pair is accessed and written to when changing digital features, such as digital gain, dc offset, NCO FTW, and others. This paging affects Register 0x013 to Register 0x014, Register 0x034 to Register 0x03d, Register 0x050 to Register 0x064, Register 0x110 to Register 0x124, and Register 0x135 to Register 0x14D. <br> Read and write Dual A <br> Read and write Dual B <br> Write both duals; read Dual A | 0x3 | R/W |
| 0x00A | SCRATCH_PAD | [7:0] | SCRATCHPAD |  | This register does not affect any functions in the device and can be used for testing SPI communication with the part. Any value written to this register will be read back to reflect the change unless a reset or powercycle occurs. | 0x00 | R/W |
| 0x011 | PWRCNTRLO | 7 | PD_BG | 1 | Reference Power-Down. Powers down the band gap reference for the entire chip. Circuits will not be provided with bias currents. <br> Power down reference | 0x0 | R/W |
|  |  | 6 | PD_DAC_0 | 1 | Powers Down DAC0. Powers down the Ichannel DAC of Dual A. <br> Powers down DAC0 | 0x1 | R/W |
|  |  | 5 | PD_DAC_1 | 1 | Powers Down DAC1. Powers down the Qchannel DAC of Dual A. <br> Powers down DAC 1 | 0x1 | R/W |


| Address | Name | Bit No. | Bit Name | Settings | Description |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  | 4 | PD_DAC_2 | Powers Down DAC2. Powers down the I- <br> channel DAC of Dual B. <br> Powers down DAC 2 |  |


| Address | Name | Bit No. | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 2 | IRQEN_SMODE_ SERPLLLOCK | 1 | SERDES PLL Lock Detection Status Mode. If SERPLLLOCK goes high, it latches and pulls $\overline{\mathrm{RQ}}$ low SERPLLLOCK shows current status | 0x0 | R/W |
|  |  | 1 | IRQEN SMODE LANEFIFOERR | $\begin{aligned} & 1 \\ & 0 \end{aligned}$ | Lane FIFO Error Detection Status Mode. If LANEFIFOERR goes high, latches and pulls $\overline{\mathrm{RQ}}$ low <br> LANEFIFOERR shows current status | 0x0 | R/W |
|  |  | 0 | RESERVED |  | Reserved. | 0x0 | R |
| 0x020 | $\begin{aligned} & \text { IRQEN_} \\ & \text { STATUSMODE1 } \end{aligned}$ | [7:4] | RESERVED |  | Reserved. | 0x0 | R |
|  |  | 3 | $\begin{aligned} & \text { IRQEN_SMODE_ } \\ & \text { PRBS3 } \end{aligned}$ | 1 0 | DAC3 PRBS Error Status Mode. <br> If PRBS3 goes high, it latches and pulls $\overline{\mathrm{RQ}}$ low <br> PRBS3 shows current status | 0x0 | R/W |
|  |  | 2 | $\begin{aligned} & \text { IRQEN_SMODE_ } \\ & \text { PRBS2 } \end{aligned}$ | 1 0 | DAC2 PRBS Error Status Mode. <br> If PRBS2 goes high, it latches and pulls $\overline{\mathrm{RQ}}$ low <br> PRBS2 shows current status | 0x0 | R/W |
|  |  | 1 | $\begin{aligned} & \text { IRQEN_SMODE_ } \\ & \text { PRBS1 } \end{aligned}$ | 1 0 | DAC1 PRBS Error Status Mode. If PRBS1 goes high, it latches and pulls $\overline{\mathrm{RQ}}$ low PRBS1 shows current status | 0x0 | R/W |
|  |  | 0 | $\begin{aligned} & \text { IRQEN_SMODE_ } \\ & \text { PRBSO } \end{aligned}$ | 1 0 | DACO PRBS Error Status Mode. <br> If PRBSO goes high, it latches and pulls $\overline{\mathrm{RQ}}$ low <br> PRBSO shows current status | 0x0 | R/W |
| 0×021 | $\begin{aligned} & \text { IRQEN_- } \\ & \text { STATUSMODE2 } \end{aligned}$ | 7 | IRQEN_SMODE PDPERRO | $\begin{aligned} & 1 \\ & 0 \end{aligned}$ | Dual A PDP Error. <br> If PDPERRO goes high, it latches and pulls $\overline{\mathrm{RQ}}$ low <br> PDPERRO shows current status | 0x0 | R/W |
|  |  | 6 | RESERVED |  | Reserved. | 0x0 | R |
|  |  | 5 | IRQEN_SMODE_ BLNKDONEO | 1 | Dual A Blanking Done Status Mode. If BLNKDONEO goes high, it latches and pulls $\overline{\mathrm{RQ}}$ low <br> BLNKDONEO shows current status | 0x0 | R/W |
|  |  | 4 | IRQEN_SMODE_ NCO_ALIGNO | 1 | Dual A NCO Align Tripped Status Mode If NCO_ALIGNO goes high, it latches and pulls $\overline{\mathrm{RQ}}$ low <br> NCO_ALIGNO shows current status | 0x0 | R/W |
|  |  | 3 | IRQEN_SMODE_ SYNC_LOCKO | 1 | Dual A Alignment Locked Status Mode. If SYNC_LOCKO goes high, it latches and pulls $\overline{\mathrm{RQ}}$ low <br> SYNC_LOCKO shows current status | 0x0 | R/W |
|  |  | 2 | IRQEN_SMODE SYNC_ROTATEO | 1 | Dual A Alignment Rotate Status Mode. If SYNC_ROTATEO goes high, it latches and pulls $\overline{\mathrm{RQ}}$ low <br> SYNC_ROTATEO shows current status | 0x0 | R/W |
|  |  | 1 | IRQEN_SMODE SYNC_WLIMO | 1 | Dual A Outside Window Status Mode. If SYNC_WLIM0 goes high, it latches and pulls $\overline{\mathrm{RQ}}$ low <br> SYNC_WLIMO shows current status | 0x0 | R/W |
|  |  | 0 | IRQEN_SMODE_ SYNC_TRIPO | 1 0 | Dual A Alignment Tripped Status Mode. If SYNC_TRIPO goes high, it latches and pulls $\overline{\mathrm{RQ}}$ low <br> SYNC_TRIPO shows current status | 0x0 | R/W |


| Address | Name | Bit No. | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0x022 | $\begin{aligned} & \text { IRQEN_- } \\ & \text { STATUSMODE3 } \end{aligned}$ | 7 | IRQEN_SMODE_ PDPERR1 | $\begin{aligned} & 1 \\ & 0 \\ & \hline \end{aligned}$ | Dual B PDP Error. <br> If PDPERR1 goes high, it latches and pulls $\overline{\mathrm{RQ}}$ low <br> PDPERR1 shows current status | 0x0 | R/W |
|  |  | 6 | RESERVED |  | Reserved. | 0x0 | R |
|  |  | 5 | IRQEN_SMODE_ BLNKDONE1 | 1 0 | Dual B Blanking Done Status Mode. <br> If BLNKDONE1 goes high, it latches and pulls IRQ low <br> BLNKDONE1 shows current status | 0x0 | R/W |
|  |  | 4 | IRQEN_SMODE_ NCO_ALIGN1 | 1 0 | Dual B NCO Align Tripped Status Mode If NCO_ALIGN1 goes high, it latches and pulls $\overline{\mathrm{RQ}}$ low <br> NCO_ALIGN1 shows current status | 0x0 | R/W |
|  |  | 3 | IRQEN_SMODE_ SYNC_LOCK1 | 1 0 | Dual B Alignment Locked Status Mode. If SYNC_LOCK1 goes high, it latches and pulls $\overline{\mathrm{RQ}}$ low <br> SYNC_LOCK1 shows current status | 0x0 | R/W |
|  |  | 2 | IRQEN SMODE SYNC_ROTATE1 | 1 0 | Dual B Alignment Rotate Status Mode. If SYNC_ROTATE1 goes high, it latches and pulls IRQ low SYNC_ROTATE1 shows current status | 0x0 | R/W |
|  |  | 1 | IRQEN_SMODE_ SYNC_WLIM1 | 1 0 | Dual B Outside Window Status Mode. If SYNC_WLIM1 goes high, it latches and pulls $\overline{R Q}$ low <br> SYNC_WLIM1 shows current status | 0x0 | R/W |
|  |  | 0 | IRQEN_SMODE_ SYNC_TRIP1 | 1 0 | Dual B Alignment Tripped Status Mode. If SYNC_TRIP1 goes high, it latches and pulls $\overline{\mathrm{RQ}}$ low SYNC_TRIP1 shows current status | 0x0 | R/W |
| 0x023 | IRQ_STATUS0 | 7 | CALPASS | 1 | Calibration Pass Status. If IRQEN_SMODE_CALPASS is low, this bit shows current status. If not, this bit latches on a rising edge and pull $\overline{\mathrm{RQ}}$ low. When latched, write a 1 to clear this bit. <br> Calibration passed | 0x0 | R |
|  |  | 6 | CALFAIL | 1 | Calibration Fail Detection Status. If IRQEN_SMODE_CALFAIL is low, this bit shows current status. If not, this bit latches on a rising edge and pull $\overline{\mathrm{IRQ}}$ low. When latched, write a 1 to clear this bit. <br> Calibration failed | 0x0 | R |
|  |  | 5 | DACPLLLOST | 1 | DAC PLL Lost Status. If IRQEN_SMODE_DACPLLLOST is low, this bit shows current status. If not, this bit latches on a rising edge and pull $\overline{\mathrm{RQ}}$ low. When latched, write a 1 to clear this bit. <br> DAC PLL lock was lost | 0x0 | R |
|  |  | 4 | DACPLLLOCK | 1 | DAC PLL Lock Status. If IRQEN_SMODE_DACPLLLOCK is low, this bit shows current status. If not, this bit latches on a rising edge and pull $\overline{\mathrm{RQ}}$ low. When latched, write a 1 to clear this bit. <br> DAC PLL locked | 0x0 | R |
|  |  | 3 | SERPLLLOST | 1 | SERDES PLL Lost Status. If IRQEN_SMODE_SERPLLLOST is low, this bit shows current status. If not, this bit latches on a rising edge and pull $\overline{\mathrm{RQ}}$ low. When latched, write a 1 to clear this bit. <br> SERDES PLL lock was lost | 0x0 | R |


| Address | Name | Bit No. | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 2 | SERPLLLOCK | 1 | SERDES PLL Lock Status. If IRQEN_SMODE_SERPLLLOCK is low, this bit shows current status. If not, this bit latches on a rising edge and pull $\overline{\mathrm{RQ}}$ low. When latched, write a 1 to clear this bit. <br> SERDES PLL locked | 0x0 | R |
|  |  | 1 | LANEFIFOERR | 1 | Lane FIFO Error Status. If IRQEN_SMODE_LANEFIFOERR is low, this bit shows current status. If not, this bit latches on a rising edge and pull $\overline{\mathrm{RQ}}$ low. <br> A lane FIFO error occurs when there is a full or empty condition on any of the FIFOs between the deserializer block and the core digital. This error requires a link disable and reenable to remove it. The status of the lane FIFOs can be found in Register 0x30C (FIFO full), and Register 0x30D (FIFO empty). Lane FIFO error | 0x0 | R |
|  |  | 0 | RESERVED |  | Reserved. | 0x0 | R |
| 0x024 | IRQ_STATUS1 | [7:4] | RESERVED |  | Reserved. | 0x0 | R |
|  |  | 3 | PRBS3 | 1 | DAC3 PRBS Error Status. If IRQEN_SMODE_PRBS3 is low, this bit shows current status. If not, this bit latches on a rising edge and pull $\overline{\mathrm{RQ}}$ low. When latched, write a 1 to clear this bit. DAC3 failed PRBS | 0x0 | R |
|  |  | 2 | PRBS2 | 1 | DAC2 PRBS Error Status. If IRQEN_SMODE_PRBS2 is low, this bit shows current status. If not, this bit latches on a rising edge and pull $\overline{\mathrm{RQ}}$ low. When latched, write a 1 to clear this bit. DAC2 failed PRBS | 0x0 | R |
|  |  | 1 | PRBS1 | 1 | DAC1 PRBS Error Status. If IRQEN_SMODE_PRBS1 is low, this bit shows current status. If not, this bit latches on a rising edge and pull $\overline{\mathrm{RQ}}$ low. When latched, write a 1 to clear this bit. DAC1 failed PRBS | 0x0 | R |
|  |  | 0 | PRBSO | 1 | DACO PRBS Error Status. If IRQEN_SMODE_PRBSO is low, this bit shows current status. If not, this bit latches on a rising edge and pull $\overline{\mathrm{RQ}}$ low. When latched, write a 1 to clear this bit. DACO failed PRBS | 0x0 | R |
| 0x025 | IRQ_STATUS2 | 7 | PDPERR0 | 1 | Dual A PDP Error. If IRQEN_SMODE_PAERRO is low, this bit shows current status. If not, this bit latches on a rising edge and pull IRQ low. When latched, write a 1 to clear this bit. Data into Dual A over power threshold | 0x0 | R |
|  |  | 6 | RESERVED |  | Reserved. | 0x0 | R |
|  |  | 5 | BLNKDONE0 | 1 | Dual A Blanking Done Status. If IRQEN_SMODE_BLNKDONEO is low, this bit shows current status. If not, this bit latches on a rising edge and pull $\overline{\mathrm{IRQ}}$ low. When latched, write a 1 to clear this bit. <br> Dual A blanking done | 0x0 | R |
|  |  | 4 | NCO_ALIGN0 | 1 | Dual A NCO Align Tripped Status. If IRQEN_SMODE_NCO_ALIGNO is low, this bit shows current status. If not, this bit latches on a rising edge and pull IRQ low. When latched, write a 1 to clear this bit. <br> Dual A NCO align tripped | 0x0 | R |

AD9144

| Address | Name | Bit No. | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 3 | SYNC_LOCKO | 1 | Dual A LMFC Alignment Locked Status. If IRQEN_SMODE_SYNC_LOCKO is low, this bit shows current status. If not, this bit latches on a rising edge and pull $\overline{\mathrm{RQ}}$ low. When latched, write a 1 to clear this bit. Dual A LMFC alignment locked | 0x0 | R |
|  |  | 2 | SYNC_ROTATEO | 1 | Dual A LMFC Alignment Rotate Status. If IRQEN_SMODE_SYNC_ROTATEO is low, this bit shows current status. If not, this bit latches on a rising edge and pull $\overline{\mathrm{RQ}}$ low. When latched, write a 1 to clear this bit. Dual A LMFC alignment rotated | 0x0 | R |
|  |  | 1 | SYNC_WLIMO | 1 | Dual A Outside Window Status. If IRQEN_SMODE_SYNC_WLIMO is low, this bit shows current status. If not, this bit latches on a rising edge and pull $\overline{\mathrm{RQ}}$ low. When latched, write a 1 to clear this bit. <br> Dual A LMFC phase outside of window | 0x0 | R |
|  |  | 0 | SYNC_TRIPO | 1 | Dual A LMFC Alignment Tripped Status. If IRQEN_SMODE_SYNC_TRIPO is low, this bit shows current status. If not, this bit latches on a rising edge and pull $\overline{\mathrm{RQQ}}$ low. When latched, write a 1 to clear this bit. Dual A LMFC alignment tripped | 0x0 | R |
| 0x026 | IRQ_STATUS3 | 7 | PDPERR1 | 1 | Dual B PDP Error. If IRQ_SMODE_PDPERR1 is low, this bit shows current status. If not, this bit latches on a rising edge and pull $\overline{\mathrm{RQ}}$ low. When latched, write a 1 to clear this bit. Data into Dual B over power threshold | 0x0 | R |
|  |  | 6 | RESERVED |  | Reserved. | 0x0 | R |
|  |  | 5 | BLNKDONE1 | 1 | Dual B Blanking Done Status. If IRQEN_SMODE_BLNKDONE1 is low, this bit shows current status. If not, this bit latches on a rising edge and pull $\overline{\mathrm{RQ}}$ low. When latched, write a 1 to clear this bit. Dual B blanking done | 0x0 | R |
|  |  | 4 | NCO_ALIGN1 | 1 | Dual B NCO Align Tripped Status. If IRQEN_SMODE_NCO_ALIGN1 is low, this bit shows current status. If not, this bit latches on a rising edge and pull $\overline{\mathrm{RQQ}}$ low. When latched, write a 1 to clear this bit. <br> Dual B NCO align tripped | 0x0 | R |
|  |  | 3 | SYNC_LOCK1 | 1 | Dual B LMFC Alignment Locked Status. If IRQEN_SMODE_SYNC_LOCK1 is low, this bit shows current status. If not, this bit latches on a rising edge and pull $\overline{\mathrm{RQ}}$ low. When latched, write a 1 to clear this bit. Dual B LMFC alignment locked | 0x0 | R |
|  |  | 2 | SYNC_ROTATE1 | 1 | Dual B LMFC Alignment Rotate Status. If IRQEN_SMODE_SYNC_ROTATE1 is low, this bit shows current status. If not, this bit latches on a rising edge and pull $\overline{\mathrm{RQ}}$ low. When latched, write a 1 to clear this bit. Dual B LMFC alignment rotated | 0x0 | R |
|  |  | 1 | SYNC_WLIM1 | 1 | Dual B Outside Window Status. If IRQEN_SMODE_SYNC_WLIM1 is low, this bit shows current status. If not, this bit latches on a rising edge and pull $\overline{\mathrm{IRQ}}$ low. When latched, write a 1 to clear this bit. Dual B LMFC phase outside of window | 0x0 | R |


| Address | Name | Bit No. | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 0 | SYNC_TRIP1 | 1 | Dual B LMFC Alignment Tripped Status. If IRQEN_SMODE_SYNC_TRIP1 is low, this bit shows current status. If not, this bit latches on a rising edge and pull $\overline{\mathrm{RQ}}$ low. When latched, write a 1 to clear this bit. <br> Dual B LMFC alignment tripped | 0x0 | R |
| 0x030 | JESD_CHECKS | [7:6] | RESERVED |  | Reserved. | 0x0 | R |
|  |  | 5 | ERR_DLYOVER | 1 | Error: LMFC_Delay > JESD_K Parameter. <br> LMFC_Delay > JESD_K | 0x0 | R |
|  |  | 4 | ERR_WINLIMIT | 1 | Unsupported Window Limit. Unsupported SYSREF window limit | 0x0 | R |
|  |  | 3 | ERR_JESDBAD | 1 | Unsupported M/L/S/F Selection. This JESD combination is not supported | 0x0 | R |
|  |  | 2 | ERR_KUNSUPP | 1 | Unsupported K Values. 16 and 32 are supported. <br> K value unsupported | 0x0 | R |
|  |  | 1 | ERR_SUBCLASS | 1 | Unsupported Subclass Value. 0 and 1 are supported. <br> Unsupported subclass value | 0x0 | R |
|  |  | 0 | ERR_INTSUPP | 1 | Unsupported Interpolation Rate Factor. 1, 2, 4,8 are supported. Unsupported interpolation rate factor | 0x0 | R |
| 0x034 | SYNC_ERRWINDOW | [7:2] | RESERVED |  | Reserved. | 0x0 | R |
|  |  | [1:0] | ERRWINDOW |  | LMFC Sync Error Window. The error window allows the SYSREF sample phase to vary within the confines of the window without triggering a clock adjustment. This is useful if SYSREF cannot be guaranteed to always arrive in the same period of the device clock associated with the target phase. <br> Error window tolerance $= \pm$ ERRWINDOW | 0x0 | R/W |
| 0x038 | SYNC_LASTERR_L | [7:4] | RESERVED |  | Reserved. | 0x0 | R |
|  |  | [3:0] | LASTERROR |  | LMFC Sync Last Alignment Error. 4-bit twos complement value that represents the phase error (in number of DAC clock cycles) when the clocks were last adjusted. |  | R |
| 0x039 | SYNC_LASTERR_H | 7 | LASTUNDER | 1 | LMFC Sync Last Error Under Flag. <br> Last phase error was beyond lower window tolerance boundary | 0x0 | R |
|  |  | 6 | LASTOVER | 1 | LMFC Sync Last Error Over Flag. <br> Last phase error was beyond upper window tolerance boundary | 0x0 | R |
|  |  | [5:0] | RESERVED |  | Reserved. | 0x0 | R |
| 0x03A | SYNC_CONTROL | 7 | SYNCENABLE | $\begin{aligned} & 1 \\ & 0 \\ & \hline \end{aligned}$ | LMFC Sync Logic Enable. Enable sync logic Disable sync logic | 0x0 | R/W |
|  |  | 6 | SYNCARM | 1 | LMFC Sync Arming Strobe. Sync one-shot armed | 0x0 | R/W |
|  |  | 5 | SYNCCLRSTKY |  | LMFC Sync Sticky Bit Clear. On a rising edge, this bit clears SYNC_ROTATE and SYNC_TRIP. | 0x0 | R/W |
|  |  | 4 | SYNCCLRLAST |  | LMFC Sync Clear Last Error. On a rising edge, this bit clears LASTERROR, LASTUNDER, LASTOVER. | 0x0 | R/W |
|  |  | [3:0] | SYNCMODE | 0b0001 <br> 0b0010 <br> 0b1000 <br> 0b1001 | LMFC Sync Mode. <br> Sync one-shot mode <br> Sync continuous mode <br> Sync monitor only mode <br> Sync one-shot, then monitor | 0x0 | R/W |


| Address | Name | Bit No. | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0x03B | SYNC_STATUS | 7 | SYNC_BUSY | 1 | LMFC Sync Machine Busy. Sync logic SM is busy | 0x0 | R |
|  |  | [6:4] | RESERVED |  | Reserved. | 0x0 | R |
|  |  | 3 | SYNC_LOCK | 1 | LMFC Sync Alignment Locked. Sync logic aligned within window | 0x0 | R |
|  |  | 2 | SYNC_ROTATE | 1 | LMFC Sync Rotated. Sync logic rotated with SYSREF (sticky) | 0x0 | R |
|  |  | 1 | SYNC_WLIM | 1 | LMFC Sync Alignment Limit Range. Phase error outside window threshold | 0x0 | R |
|  |  | 0 | SYNC_TRIP | 1 | LMFC Sync Tripped After Arming. Sync received SYSREF pulse (sticky) | 0x0 | R |
| 0x03C | SYNC_CURRERR_L | [7:4] | RESERVED |  | Reserved. | 0x0 | R |
|  |  | [3:0] | CURRERROR |  | LMFC Sync Alignment Error. 4-bit twos complement value that represents the phase error in number of DAC clock cycles (that is, number of DAC clocks between LMFC edge and SYSREF edge). <br> When an adjustment of the clocks is made on any given SYSREF, the value of the phase error is placed into SYNC_ LASTERR, and SYNC_CURRERR is forced to 0 . | 0x0 | R |
| 0x03D | SYNC_CURRERR_H | 7 | CURRUNDER | 1 | LMFC Sync Current Error Under Flag. Current phase error is beyond lower window tolerance boundary | 0x0 | R |
|  |  | 6 | CURROVER | 1 | LMFC Sync Current Error Over Flag. Current phase error is beyond upper window tolerance boundary | 0x0 | R |
|  |  | [5:0] | RESERVED |  | Reserved. | 0x0 | R |
| 0x040 | DACGAINO_1 | [7:2] | RESERVED |  | Reserved. | 0x0 | R |
|  |  | [1:0] | DACFSC_0[9:8] |  | 2 MSBs of I-Channel DAC Gain Dual A. A 10bit twos complement value that is mapped to analog full-scale current for DAC 0 as shown: $\begin{aligned} & 01111111111=27.0 \mathrm{~mA} \\ & 0000000000=20.48 \mathrm{~mA} \\ & 1000000000=13.9 \mathrm{~mA} \end{aligned}$ | 0x0 | R/W |
| 0x041 | DACGAINO_0 | [7:0] | DACFSC_0[7:0] |  | 8 LSBs of I-Channel DAC Gain Dual A. | 0x0 | R/W |
| 0x042 | DACGAIN1_1 | [7:2] | RESERVED |  | Reserved. | 0x0 | R |
|  |  | [1:0] | DACFSC_1[9:8] |  | 2 MSBs of Q-Channel DAC Gain Dual A. A 10bit twos complement value that is mapped to analog full-scale current for DAC 1 as shown in Register 0x040. <br> $01111111111=27.0 \mathrm{~mA}$ $0000000000=20.48 \mathrm{~mA}$ $1000000000=13.9 \mathrm{~mA}$ | 0x0 | R/W |
| 0x043 | DACGAIN1_0 | [7:0] | DACFSC_1[7:0] |  | 8 LSBs of Q-Channel DAC Gain Dual A. | 0x0 | R/W |
| 0x044 | DACGAIN2_1 | [7:2] | RESERVED |  | Reserved. | 0x0 | R |
|  |  | [1:0] | DACFSC_2[9:8] |  | 2 MSBs of I-Channel DAC Gain Dual B. A 10bit twos complement value that is mapped to analog full-scale current for DAC as shown in Register 0x040. $\begin{aligned} & 01111111111=27.0 \mathrm{~mA} \\ & 0000000000=20.48 \mathrm{~mA} \\ & 1000000000=13.9 \mathrm{~mA} \end{aligned}$ | 0x0 | R/W |
| 0x045 | DACGAIN2_0 | [7:0] | DACFSC_2[7:0] |  | 8 LSBs of I-Channel DAC Gain Dual B. | 0x0 | R/W |


| Address | Name | Bit No. | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0x046 | DACGAIN3_1 | [7:2] | RESERVED |  | Reserved. | 0x0 | R |
|  |  | [1:0] | DACFSC_3[9:8] |  | 2 MSBs of Q-Channel DAC Gain Dual B. A 10bit twos complement value that is mapped to analog full-scale current for DAC 3 as shown in Register 0×40. <br> $01111111111=27.0 \mathrm{~mA}$ <br> $0000000000=20.48 \mathrm{~mA}$ <br> $1000000000=13.9 \mathrm{~mA}$ | 0x0 | R/W |
| 0x047 | DACGAIN3_0 | [7:0] | DACFSC_3[7:0] |  | 8 LSBs of Q-Channel DAC Gain Dual B. | 0x0 | R/W |
| 0x050 | NCOALIGN_MODE | 7 | NCO_ALIGN_ARM |  | Arm NCO Align. On a rising edge, arms the NCO align operation. | 0x0 | R/W |
|  |  | 6 | RESERVED |  | Reserved. | 0x0 | R |
|  |  | 5 | $\begin{aligned} & \text { NCO_ALIGN_ } \\ & \text { MTCH } \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \end{aligned}$ | NCO Align Data Match. <br> Key NCO align data match <br> If finished, NCO not aligned on data match | 0x0 | R |
|  |  | 4 | NCO_ALIGN_PASS | 1 | NCO Align Pass. NCO align takes effect Clear not taken effect yet | 0x0 | R |
|  |  | 3 | NCO_ALIGN_FAIL | 1 | NCO Align Fail. NCO reset during rotate Not finished yet | 0x0 | R |
|  |  | 2 | RESERVED |  | Reserved. | 0x0 | R |
|  |  | [1:0] | $\begin{aligned} & \text { NCO_ALIGN_ } \\ & \text { MODE } \end{aligned}$ | $\begin{aligned} & 00 \\ & 10 \\ & 01 \\ & \hline \end{aligned}$ | NCO Align Mode. <br> NCO align disabled <br> NCO align on data key <br> NCO align on SYSREF | 0x0 | R/W |
| 0x051 | NCOKEY_ILSB | [7:0] | NCOKEYI[7:0] |  | NCO Data Key for I Channel. | 0x0 | R/W |
| 0x052 | NCOKEY_IMSB | [7:0] | NCOKEYI[15:8] |  | NCO Data Key for I Channel. | 0x0 | R/W |
| 0x053 | NCOKEY_QLSB | [7:0] | NCOKEYQ[7:0] |  | NCO Data Key for Q Channel. | 0x0 | R/W |
| 0x054 | NCOKEY_QMSB | [7:0] | NCOKEYQ[15:8] |  | NCO Data Key for Q Channel. | 0x0 | R/W |
| 0x060 | PDP_THRESO | [7:0] | PDP_THRES- <br> HOLD[7:0] |  | PDP_THRESHOLD is the average power threshold for comparison. If the moving average of signal power crosses this threshold, PDP_PROTECT is set high. | 0x0 | R/W |
| 0x061 | PDP_THRES1 | [7:5] | RESERVED |  | Reserved. | 0x0 | R |
|  |  | [4:0] | $\begin{aligned} & \text { PDP } \\ & \text { THRESHOLD[12:8] } \end{aligned}$ |  | See Register 0x60. | 0x0 | R/W |
| 0x062 | PDP_AVG_TIME | 7 | PDP_ENABLE | 1 | Enable average power calculation. | 0x0 | R/W |
|  |  | [6:4] | RESERVED |  | Reserved. | 0x0 | R |
|  |  | [3:0] | PDP_AVG_TIME |  | Can be set from 0-10. Averages across $2^{(9+\text { PDP_AVG_TME) } I Q \text { sample pairs. }}$ | 0x0 | R/W |
| 0x063 | PDP_POWERO | [7:0] | PDP_POWER[7:0] |  | If PDP_POWER has not gone over PDP_ THRESHOLD, PDP_POWER reads back the moving average of the signal power $\left(I^{2}+\mathrm{Q}^{2}\right)$. If PDP_THRESHOLD is crossed, PDP_POWER will hold the max value until its corresponding IRQ is cleared ( $0 \times 025$ [7 or $0 \times 026[7]$ ). Only 6 data MSBs are used in calculating power. | 0x0 | R |
| 0x064 | PDP_POWER1 | [7:5] | RESERVED |  | Reserved. | 0x0 | R |
|  |  | [4:0] | PDP_POWER[12:8] |  | See Register 0x063. | 0x0 | R |


| Address | Name | Bit No. | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0x080 | CLKCFGO | 7 | PD_CLK01 |  | Power-Down Clock for Dual A. This bit disables the digital and analog clocks for Dual A. | 0x1 | R/W |
|  |  | 6 | PD_CLK23 |  | Power-Down Clock for Dual B. This bit disables the digital and analog clocks for Dual B. | 0x1 | R/W |
|  |  | 5 | PD_CLK_DIG |  | Power-Down Clocks to all DACs. This bit disables the digital and analog clocks for both duals. This includes all reference clocks, PCLK, DAC clocks, and digital clocks. | 0x1 | R/W |
|  |  | 4 | PD_SERDES_PCLK |  | Serdes PLL Clock Power-Down. This bit disables the reference clock to the SERDES PLL, which is needed to have an operational serial interface. | 0x1 | R/W |
|  |  | 3 | PD_CLK_REC |  | Clock Receiver Power-Down. This bit powers down the analog DAC clock receiver block. With this bit set, clocks are not passed to internal nets. | 0x1 | R/W |
|  |  | [2:0] | RESERVED |  | Reserved. | 0x0 | R |
| 0x081 | SYSREF_ACTRLO | [7:5] | RESERVED |  | Reserved. | 0x0 | R |
|  |  | 4 | PD_SYSREF |  | Power-Down SYSREF Buffer. This bit powers down the SYSREF receiver. For Subclass 1 operation to work, this buffer must be enabled. | 0x1 | R/W |
|  |  | 3 | HYS_ON |  | Hysteresis Enabled. This bit enables the programmable hysteresis control for the SYSREF receiver. Using hysteresis gives some noise resistance, but delays the SYSREF $\pm$ edge an amount depending on HYS_CNTRL and the SYSREF $\pm$ edge rate. The SYSREF $\pm$ KOW is not guaranteed when using hysteresis. | 0x0 | R/W |
|  |  | 2 | SYSREF_RISE | 0 1 | Select DAC Clock Edge to Sample SYSREF. <br> Use falling edge of DAC clock to sample SYSREF for alignment <br> Use rising edge of DAC clock to sample SYSREF for alignment | 0x0 | R/W |
|  |  | [1:0] | HYS_CNTRL1 |  | Hysteresis Control Bits[9:8]. HYS_CNTRL is a 10-bit thermometer-coded number. Each bit set adds 10 mV of differential hysteresis to the SYSREF receiver. | 0x0 | R/W |
| 0x082 | SYSREF_ACTRL1 | [7:0] | HYS_CNTRL0 |  | Hysteresis Control Bits[7:0]. | 0x0 | R/W |
| 0x083 | DACPLLCNTRL | 7 | RECAL_DACPLL |  | Recalibrate DAC PLL. On a rising edge of this bit, recalibrate the DAC PLL. | $0 \times 0$ | R/W |
|  |  | [6:5] | RESERVED |  | Reserved. | 0x0 | R |
|  |  | 4 | ENABLE_DACPLL |  | Synthesizer Enable. This bit enables and calibrates the DAC PLL. | $0 \times 0$ | R/W |
|  |  | [3:0] | RESERVED |  | Reserved. | 0x0 | R |
| 0x084 | DACPLLSTATUS | 7 | DACPLL OVERRANGE_H |  | DAC PLL High Overrange. This bit indicates that the DAC PLL hit the upper edge of its operating band. Recalibrate. | $0 \times 0$ | R |
|  |  | 6 | DACPLL OVERRANGE_L |  | DAC PLL Low Overrange. This bit indicates that the DAC PLL hit the lower edge of its operating band. Recalibrate. | $0 \times 0$ | R |
|  |  | 5 | $\begin{aligned} & \text { DACPLL_CAL_ } \\ & \text { VALID } \end{aligned}$ |  | DAC PLL Calibration Valid. This bit indicates that the DAC PLL has been successfully calibrated. | 0x0 | R |
|  |  | [4:2] | RESERVED |  | Reserved. | $0 \times 0$ | R |
|  |  | 1 | DACPLL_LOCK |  | DAC PLL Lock Bit. This bit is set high by the PLL when it has achieved lock. | 0x0 | R |
|  |  | 0 | RESERVED |  | Reserved. | 0x0 | R |


| Address | Name | Bit No. | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0x085 | DACINTEGERWORDO | [7:0] | B_COUNT |  | Integer Division Word. This bit controls the integer feedback divider for the DAC PLL. Determine the frequency of the DAC clock by the following equations (see the DAC PLL Fixed Register Writes section for more details): $\begin{aligned} & f_{\text {DAC }}=f_{\text {REF }} /(\text { REF_DIVRATE }) \times 2 \times \text { B_COUNT } \\ & f_{V C O}=f_{\text {REF/ }}(\text { REF_DIVRATE }) \times 2 \times B_{\_} \text {COUNT } \times \\ & \text { LO_DIV_MODE } \\ & \text { Minimum value is } 6 \text {. } \end{aligned}$ | 0x8 | R/W |
| 0x087 | DACLOOPFILT1 | [7:4] | LF_C2_WORD |  | C2 Control Word. Set this control to 0x6 for optimal performance. | 0x8 | R/W |
|  |  | [3:0] | LF_C1_WORD |  | C1 Control Word. Set this control to 0x2 for optimal performance. | 0x8 | R/W |
| 0x088 | DACLOOPFILT2 | [7:4] | LF_R1_WORD |  | R1 Control Word. Set this control to 0xC for optimal performance. | 0x8 | R/W |
|  |  | [3:0] | LF_C3_WORD |  | C3 Control Word. Set this control to 0x9 for optimal performance. | 0x8 | R/W |
| 0x089 | DACLOOPFILT3 | 7 | LF_BYPASS_R3 |  | Bypass R3 Resistor. When this bit is set, bypass the R3 capacitor (set to 0 pF ) when R3_WORD is set to 0 . Set this control to $0 \times 0$ for optimal performance. | 0x0 | R/W |
|  |  | 6 | LF_BYPASS_R1 |  | Bypass R1 Resistor. When this bit is set, bypass the R1 capacitor (set to 0 pF ) when R1_WORD is set to 0 . Set this control to $0 \times 0$ for optimal performance. | 0x0 | R/W |
|  |  | 5 | LF_BYPASS_C2 |  | Bypass C2 Capacitor. When this bit is set, bypass the C2 capacitor (set to 0 pF ) when C2_WORD is set to 0 . Set this control to $0 \times 0$ for optimal performance. | 0x0 | R/W |
|  |  | 4 | LF_BYPASS_C1 |  | Bypass C1 Capacitor. When this bit is set, bypass the C 1 capacitor (set to 0 pF ) when C1_WORD is set to 0 . Set this control to $0 \times 0$ for optimal performance. | 0x0 | R/W |
|  |  | [3:0] | LF_R3_WORD |  | R3 Control Word. Set this control to 0xE for optimal performance. | 0x8 | R/W |
| 0x08A | DACCPCNTRL | [7:6] | RESERVED |  | Reserved. | 0x0 | R |
|  |  | [5:0] | CP_CURRENT |  | Charge Pump Current Control. Set this control to $0 \times 12$ for optimal performance. | 0x20 | R/W |
| 0x08B | DACLOGENCNTRL | [7:2] | RESERVED |  | Reserved. | 0x0 | R |
|  |  | [1:0] | LO_DIV_MODE | $\begin{aligned} & 01 \\ & 10 \\ & 11 \end{aligned}$ | This range controls the RF clock divider between the VCO and DAC clock rates. The options are $4 \times, 8 \times$, or $16 \times$ division. Choose the LO_DIV_MODE so that $6 \mathrm{GHz}<\mathrm{fvco}<12$ GHz (see the DAC PLL Fixed Register Writes section for more details): <br> DAC clock $=\mathrm{VCO} / 4$ <br> DAC clock $=\mathrm{VCO} / 8$ <br> DAC clock $=$ VCO/16 | 0x2 | R/W |

AD9144

| Address | Name | Bit No. | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0x08C | DACLDOCNTRL1 | [7:3] | RESERVED |  | Reserved. | 0x0 | R |
|  |  | [2:0] | REF_DIV_MODE | 000 <br> 001 <br> 010 <br> 011 <br> 100 | Reference Clock Division Ratio. This field controls the amount of division that is done to the input clock at the CLK+/CLK- pins before it is presented to the PLL as a reference clock. The reference clock frequency must be between 35 MHz and 80 MHz , but the CLK + /CLK- input frequency can range from 35 MHz to 1 GHz . The user sets this division to achieve a 35 MHz to 80 MHz PLL reference frequency. For more details see the DAC PLL Fixed Register Writes section. 1 <br> 2 <br> 4 <br> 8 <br> 16 | 0x1 | R/W |
| 0x08D | DACLDOCNTRL2 | [7:0] | DAC_LDO |  | DAC PLL LDO setting. This register must be written to 0x7B for optimal performance. | 0x2B | R/W |
| 0x0E2 | CAL_CTRL_GLOBAL | [7:2] | RESERVED |  | Reserved. | 0x0 | R |
|  |  | 1 | CAL_START_AVG |  | Averaged Calibration Start. On rising edge, calibrate the DACs. Only use if calibrating all DACs. | $0 \times 0$ | R/W |
|  |  | 0 | CAL_EN_AVG | 1 | Averaged Calibration Enable. Set prior to starting calibration with CAL_START_AVG. While this bit is set, calibration can be performed, and the results are applied. <br> Enable averaged calibration | 0x0 | R/W |
| 0x0E7 | CAL_CLKDIV | [7:4] | RESERVED |  | Must write the default value for proper operation. | 0x3 | R/W |
|  |  | 3 | CAL_CLK_EN | $\begin{aligned} & 1 \\ & 0 \end{aligned}$ | Enable Self Calibration Clock. Enable calibration clock Disable calibration clock | 0x0 | R/W |
|  |  | [2:0] | RESERVED |  | Reserved. | 0x0 | R |
| 0x0E8 | CAL_PAGE | [7:4] | RESERVED |  | Reserved. | 0x0 | R |
|  |  | [3:0] | CAL_PAGE |  | DAC Calibration Paging. Selects which of the DACs are being accessed for calibration or calibration readback. This paging affects Register 0x0E9 and Register 0x0ED. <br> Calibration: any number of DACs can be accessed simultaneously to write and calibrate. Write a 1 to Bit x to include DAC x . Readback: only one DAC at a time can be accessed when reading back CAL_CTRL (Register 0x0E9). Write a 1 to Bit x to read from DAC $x$ (the other bits must be 0 ). | 0xF | R/W |
| 0x0E9 | CAL_CTRL | 7 | CAL_FIN | 1 | Calibration finished. This bit is high when the calibration has completed. If the calibration completes and either CAL_ERRHI or CAL_ ERRLO is high, then the calibration cannot be considered valid and are considered a timeout event. <br> Calibration ran and is finished | $0 \times 0$ | R |
|  |  | 6 | CAL_ACTIVE | 1 | Calibration Active. This bit is high while the calibration is in progress. <br> Calibration is running | 0x0 | R |


| Address | Name | Bit No. | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 5 | CAL_ERRHI | 1 | SAR Data Error: Too High. This bit is set at the end of a calibration cycle if any of the calibration DACs has overranged to the high side. This typically means that the algorithm adjusts the calibration preset of the calibration DACs and runs another cycle. <br> Data saturated high | 0x0 | R |
|  |  | 4 | CAL_ERRLO | 1 | SAR Data Error: Too Low. This bit is set at the end of a calibration cycle if any of the calibration DACs has overranged to the low side. This typically means that the algorithm adjusts the calibration preset of the calibration DACs and runs another cycle. <br> Data saturated low | 0x0 | R |
|  |  | [3:2] | RESERVED |  | Reserved. | 0x0 | R |
|  |  | 1 | CAL_START | 0 1 | Calibration Start. The rising edge of this bit kicks off a calibration sequence for the DACs that have been selected in the CAL_INDX register. <br> Normal operation <br> Start calibration state machine | 0x0 | R/W |
|  |  | 0 | CAL_EN | 0 1 | Calibration Enable. Enable the calibration DAC of the converter. Enable to calibration engine and machines. Prepare for a calibration start. For calibration coefficients to be applied to the calibrated DACs, this bit must be high. <br> Do not use calibration DACs <br> Use calibration DACs | 0x0 | R/W |
| 0x0ED | CAL_INIT | [7:0] | CAL_INIT |  | Initialize Calibration. Must be written to 0xA2 before starting calibration or averaged calibration. | 0xA6 | R/W |
| 0x110 | DATA_FORMAT | 7 | BINARY_FORMAT | 0 1 | Binary or Twos Complementary Format on the Data Bus. <br> Input data is twos complement Input data is offset binary | $0 \times 0$ | R/W |
|  |  | [6:0] | RESERVED |  | Reserved. | 0x0 | R |
| $0 \times 111$ | DATAPATH_CTRL | 7 | INVSINC_ENABLE | 1 0 | Enable Inverse Sinc Filter. Enable inverse sinc filter Disable inverse sinc filter | 0x1 | R/W |
|  |  | 6 | RESERVED |  | Reserved. | 0x0 | R |
|  |  | 5 | DIG_GAIN_ENABLE | 1 0 | Enable Digital Gain. <br> Enable digital gain function Disable digital gain function | 0x1 | R/W |
|  |  | 4 | $\begin{aligned} & \text { PHASE_ADJ_- } \\ & \text { ENABLE } \end{aligned}$ | 1 0 | Enable Phase Compensation. <br> Enable phase adjust compensation Disable phase adjust compensation | 0x0 | R/W |
|  |  | [3:2] | MODULATION_TYPE | $\begin{aligned} & 00 \\ & 01 \\ & 10 \\ & 11 \end{aligned}$ | Selects Type Of Modulation Operation. No modulation Fine modulation (uses FTW) <br> $\mathrm{f}_{\mathrm{s}} / 4$ coarse modulation <br> $\mathrm{f}_{\mathrm{s}} / 8$ coarse modulation | 0x0 | R/W |
|  |  | 1 | SEL_SIDEBAND |  | Spectrum Inversion Control. Can only be used with fine modulation. This causes the negative sideband to be selected and is equivalent to changing the sign of FTW. | 0x0 | R/W |
|  |  | 0 | I_TO_Q |  | Send I Data into Q DAC datapath. Occurs at the end of the digital datapath prior to entering DACs. | 0x0 | R/W |


| Address | Name | Bit No. | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0x112 | INTERP_MODE | [7:3] | RESERVED |  | Reserved. | 0x0 | R |
|  |  | [2:0] | INTERP_MODE | $\begin{aligned} & 000 \\ & 001 \\ & 011 \\ & 100 \\ & \hline \end{aligned}$ | Interpolation Mode. <br> $1 \times$ mode <br> $2 \times$ mode <br> $4 \times$ mode <br> $8 \times$ mode | 0x1 | R/W |
| 0x113 | NCO_FTW_UPDATE | [7:2] | RESERVED |  | Reserved. | 0x0 | R |
|  |  | 1 | FTW_UPDATE_ACK |  | Frequency tuning word update acknowledge. This readback is high when an FTW has been updated. | 0x0 | R |
|  |  | 0 | FTW_UPDATE_REQ |  | Frequency tuning word update request from SPI. Unlike most registers, those relating to fine NCO modulation (Register 0x114 to Register 0×11B) are not updated immediately upon writing to them. Once the desired FTW and phase offset values are written, set this bit. These registers update on the rising edge of this bit. It is only after this update that the internal state matches Register 0x114 to Register 0x11B. Confirmation that this update has occurred can be made by reading back bit 1 of this register and ensuring it is set high for the update acknowledge. | 0x0 | R/W |
| 0x114 | FTW0 | [7:0] | FTW[7:0] |  | NCO Frequency Tuning Word. | 0x0 | R/W |
| 0x115 | FTW1 | [7:0] | FTW[15:8] |  | NCO Frequency Tuning Word. | 0x0 | R/W |
| 0x116 | FTW2 | [7:0] | FTW[23:16] |  | NCO Frequency Tuning Word. | 0x0 | R/W |
| 0x117 | FTW3 | [7:0] | FTW[31:24] |  | NCO Frequency Tuning Word. | 0x0 | R/W |
| 0x118 | FTW4 | [7:0] | FTW[39:32] |  | NCO Frequency Tuning Word. | 0x0 | R/W |
| 0x119 | FTW5 | [7:0] | FTW[47:40] |  | NCO Frequency Tuning Word. | 0x10 | R/W |
| 0x11A | NCO_PHASE OFFSETO | [7:0] | $\begin{aligned} & \hline \text { NCO_PHASE_ } \\ & \text { OFFSET[7:0] } \end{aligned}$ |  | 8 LSBs of NCO Phase Offset. NCO_PHASE_OFFSET changes the phase of both I and Q data, and is only functional when using NCO fine modulation. It is a 16bit twos complement number ranging from -180 to +180 degrees in steps of $.0055^{\circ}$. | 0x0 | R/W |
| 0x11B | NCO_PHASE OFFSET1 | [7:0] | NCO PHASE OFFSET[15:8] |  | 8 MSBs of NCO Phase Offset. | 0x0 | R/W |
| 0x11C | PHASE_ADJO | [7:0] | PHASE_ADJ[7:0] |  | 8 LSBs of Phase Compensation Word. Phase compensation changes the phase between the I and Q data. PHASE_ADJ is a 13 -bit twos complement value. The control ranges from $-14^{\circ}$ to $+14^{\circ}$ with $0.0035^{\circ}$ resolution steps. | 0x0 | R/W |
| 0x11D | PHASE_ADJ1 | [7:5] | RESERVED |  | Reserved. | 0x0 | R |
|  |  | [4:0] | PHASE_ADJ[12:8] |  | 5 MSBs of Phase Compensation Word. | 0x0 | R/W |
| 0x11F | TXEN_SM_0 | [7:6] | FALL_COUNTERS |  | Fall Counters. The number of counters to use to delay TX_PROTECT fall from TXENx falling edge. Must be set to 1 or 2 . | 0x2 | R/W |
|  |  | [5:4] | RISE_COUNTERS |  | Rise Counters. The number of counters to use to delay TX_PROTECT rise from TXENx rising edge. | 0x0 | R/W |
|  |  | 3 | RESERVED |  | Reserved. | 0x0 | R |
|  |  | 2 | PROTECT_OUT_ INVERT | 0 1 | PROTECT_OUTx Invert. <br> PROTECT_OUTx is high when output is valid. Suitable for enabling downstream components during transmission PROTECT_OUTx is high when output is invalid. Suitable for disabling downstream components when not transmitting | 0x0 | R/W |
|  |  | [1:0] | RESERVED |  | Must write the default value for proper operation. | 0x3 | R/W |


| Address | Name | Bit No. | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0x121 | TXEN_RISE COUNT_0 | [7:0] | RISE_COUNT_0 |  | First counter used to delay TX_PROTECT rise from TXENx rising edge. Delays by $32 \times$ RISE_COUNT_O DAC clock cycles. | 0xF | R/W |
| 0x122 | TXEN_RISE COUNT_1 | [7:0] | RISE_COUNT_1 |  | Second counter used to delay TX_PROTECT rise from TXENx rising edge. Delays by $32 \times$ RISE_COUNT_1 DAC clock cycles. | 0x0 | R/W |
| 0x123 | TXEN_FALL_ COUNT_0 | [7:0] | FALL_COUNT_0 |  | First counter used to delay TX_PROTECT fall from TXENx falling edge. Delays by $32 \times$ FALL_COUNT_0 DAC clock cycles. Must be set to a minimum of $0 \times 12$. | 0xFF | R/W |
| 0x124 | TXEN_FALL COUNT_1 | [7:0] | FALL_COUNT_1 |  | Second counter used to delay TX_PROTECT fall from TXENx falling edge. Delays by $32 \times$ FALL_COUNT_1 DAC clock cycles. | 0xFF | R/W |
| 0x12D | $\begin{aligned} & \hline \text { DEVICE_CONFIG_ } \\ & \text { REG } 0 \end{aligned}$ | [7:0] | DEVICE_CONFIG_0 |  | Must be set to $0 \times 8 \mathrm{~B}$ for proper digital datapath configuration. | 0×46 | R/W |
| 0x12F | DIE_TEMP_CTRLO | [7:1] | RESERVED |  | Must write the default value for proper operation. | 0x10 | R/W |
|  |  | 0 | AUXADC_ENABLE | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Enables the AUX ADC Block. AUX ADC disable AUX ADC enable | 0x0 | R/W |
| 0x132 | DIE_TEMP0 | [7:0] | DIE_TEMP[7:0] |  | Aux ADC Readback Value. | 0x0 | R |
| 0x133 | DIE_TEMP1 | [7:0] | DIE_TEMP[15:8] |  | Aux ADC Readback Value. | 0x0 | R |
| 0x134 | DIE_TEMP_UPDATE | [7:1] | RESERVED |  | Reserved. | 0x0 | R |
|  |  | 0 | DIE_TEMP_ UPDATE |  | Die Temperature Update. On a rising edge, a new temperature code is generated. | 0x0 | R/W |
| 0×135 | DC_OFFSET_CTRL | [7:1] | RESERVED |  | Reserved. | 0x0 | R |
|  |  | 0 | DC_OFFSET_ON | 1 | DC Offset On. <br> Enables dc offset module | 0x0 | R/W |
| 0x136 | $\begin{aligned} & \text { IPATH_DC_OFFSET_ } \\ & \text { 1PARTO } \end{aligned}$ | [7:0] | LSB_OFFSET_I[7:0] |  | 8 LSBs of IPath DC Offset. LSB_OFFSET_I is a 16 -bit twos complement number that is added to incoming data. | 0x0 | R/W |
| 0x137 | $\begin{aligned} & \hline \text { IPATH_DC_OFFSET_ } \\ & \text { 1PART1 } \end{aligned}$ | [7:0] | LSB_OFFSET_I[15:8] |  | 8 MSBs of IPath DC Offset. LSB_OFFSET_I is a 16 -bit twos complement number that is added to incoming I data. | 0x0 | R/W |
| 0x138 | $\begin{aligned} & \text { QPATH_DC_OFFSET_ } \\ & \text { 1PARTO } \end{aligned}$ | [7:0] | $\begin{aligned} & \hline \text { LSB_OFFSET_ } \\ & \text { O[7:0] } \end{aligned}$ |  | 8 LSBs of QPath DC Offset. LSB_OFFSET_Q is a 16-bit twos complement number that is added to incoming Q data. | 0x0 | R/W |
| 0x139 | $\begin{aligned} & \text { QPATH_DC_OFFSET_ } \\ & \text { 1PART1 } \end{aligned}$ | [7:0] | $\begin{aligned} & \hline \text { LSB_OFFSET_ } \\ & \mathrm{Q}[15: 8] \end{aligned}$ |  | 8 MSBs of QPath DC Offset. LSB_OFFSET_Q is a 16-bit twos complement number that is added to incoming Q data. | 0x0 | R/W |
| 0x13A | $\begin{aligned} & \text { IPATH_DC_OFFSET_ } \\ & \text { 2PART } \end{aligned}$ | [7:5] | RESERVED |  | Reserved. | 0x0 | R |
|  |  | [4:0] | $\begin{aligned} & \text { SIXTEENTH_ } \\ & \text { OFFSET_I } \end{aligned}$ | x | SIXTEENTH_OFFSET_l is a 5 -bit twos complement number in 16ths of an LSB that is added to incoming I data. <br> x/16 LSB DC offset | 0x0 | R/W |
| 0×13B | $\begin{aligned} & \text { QPATH_DC_OFFSET_ } \\ & \text { 2PART } \end{aligned}$ | [7:5] | RESERVED |  | Reserved. | 0x0 | R |
|  |  | [4:0] | $\begin{aligned} & \hline \text { SIXTEENTH_ } \\ & \text { OFFSET_Q } \end{aligned}$ | x | SIXTEENTH_OFFSET_Q is a 5-bit twos complement number in 16ths of an LSB that is added to incoming Q data. x/16 LSB DC offset | 0x0 | R/W |
| 0x13C | IDAC_DIG_GAIN0 | [7:0] | $\begin{aligned} & \hline \text { IDAC_DIG_ } \\ & \text { GAIN[7:0] } \end{aligned}$ |  | 8 LSBs of I DAC Digital Gain. IDAC_DIG_GAIN is the digital gain of the IDAC. The digital gain is a multiplier from 0 to 4095/2048 in steps of $1 / 2048$. | 0xEA | R/W |
| 0x13D | IDAC_DIG_GAIN1 | [7:4] | RESERVED |  | Reserved. | 0x0 | R |
|  |  | [3:0] | IDAC_DIG_ GAIN[11:8] |  | 4 MSBs of I DAC Digital Gain | 0xA | R/W |


| Address | Name | Bit No. | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0x13E | QDAC_DIG_GAINO | [7:0] | $\begin{aligned} & \text { QDAC_DIG_ } \\ & \text { GAIN[7:0] } \end{aligned}$ |  | 8 LSBs of Q DAC Digital Gain. QDAC_DIG_GAIN is the digital gain of the QDAC. The digital gain is a multiplier from 0 to $4095 / 2048$ in steps of $1 / 2048$. | 0xEA | R/W |
| 0x13F | QDAC_DIG_GAIN1 | [7:4] | RESERVED |  | Reserved. | 0x0 | R |
|  |  | [3:0] | QDAC_DIG_ <br> GAIN[11:8] |  | 4 MSBs of Q DAC Digital Gain. | 0xA | R/W |
| 0x140 | $\begin{aligned} & \text { GAIN_RAMP_UP_ } \\ & \text { STEPO } \end{aligned}$ | [7:0] | $\begin{aligned} & \text { GAIN_RAMP_UP_ } \\ & \text { STEP[7:0] } \end{aligned}$ | $\begin{array}{r} 0 \times 0 \\ 0 \times F F F \end{array}$ | 8 LSBs of Gain Ramp Up Step. <br> GAIN_RAMP_UP_STEP controls the amplitude step size of the BSM's ramping feature when the gain is being ramped to its assigned value. <br> Smallest ramp up step size <br> Largest ramp up step size | 0x4 | R/W |
| 0x141 | $\begin{aligned} & \text { GAIN_RAMP_UP_ } \\ & \text { STEP1 } \end{aligned}$ | [7:4] | RESERVED |  | Reserved. | 0x0 | R |
|  |  | [3:0] | GAIN_RAMP_UP_ STEP[11:8] |  | 4 MSBs of Gain Ramp Up Step. See Register 0x140 for description. | 0x0 | R/W |
| 0x142 | GAIN_RAMP_DOWN STEPO | [7:0] | GAIN_RAMP DOWN_STEP[7:0] | $\begin{array}{r} 0 \\ 0 \times F F F \end{array}$ | 8 LSBs of Gain Ramp Down Step. GAIN_RAMP_DOWN_STEP controls the amplitude step size of the BSM's ramping feature when the gain is being ramped to zero. Smallest ramp down step size Largest ramp down step size | 0x9 | R/W |
| 0x143 | GAIN_RAMP_ DOWN_STEP1 | [7:4] | RESERVED |  | Reserved. | 0x0 | R |
|  |  | [3:0] | GAIN_RAMP DOWN_STEP[11:8] |  | 4 MSBs of Gain Ramp Down Step. See Register 0x142 for description. | 0x0 | R/W |
| 0x146 | $\begin{aligned} & \text { DEVICE_CONFIG_ } \\ & \text { REG_1 } \end{aligned}$ | [7:0] | DEVICE_CONFIG_1 |  | Must be set to $0 \times 01$ for proper digital datapath configuration. | 0x0 | R/W |
| 0x147 | BSM_STAT | [7:6] | SOFTBLANKRB | $\begin{aligned} & 00 \\ & 01 \\ & 10 \\ & 11 \\ & \hline \end{aligned}$ | Blanking State. <br> Data is fully blanked <br> Ramping from data process to full blanking <br> Ramping from fully blanked to data process <br> Data is being processed | 0x0 | R |
|  |  | [5:0] | RESERVED |  | Reserved. | 0x0 | R |
| 0x14B | PRBS | 7 | PRBS_GOOD_Q | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Good Data Indicator Imaginary Channel. Incorrect sequence detected Correct PRBS sequence detected | 0x0 | R |
|  |  | 6 | PRBS_GOOD_I | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Good Data Indicator Real Channel. Incorrect sequence detected Correct PRBS sequence detected | 0x0 | R |
|  |  | [5:3] | RESERVED |  | Reserved. | 0x0 | R |
|  |  | 2 | PRBS_MODE | 0 | Polynomial Select <br> 7-bit: $x^{7}+x^{6}+1$ <br> 15-bit: $x^{15}+x^{14}+1$ | 0x0 | R/W |
|  |  | 1 | PRBS_RESET | 0 1 | Reset Error Counters. <br> Normal operation <br> Reset counters | 0x0 | R/W |
|  |  | 0 | PRBS_EN | 0 | Enable PRBS Checker. <br> Disable <br> Enable | 0x0 | R/W |
| 0x14C | PRBS_ERROR_I | [7:0] | PRBS_COUNT_I |  | Error Count Value Real Channel. | 0x0 | R |
| 0x14D | PRBS_ERROR_Q | [7:0] | PRBS_COUNT_Q |  | Error Count Value Imaginary Channel. | 0x0 | R |
| 0x1B0 | DACPLLTO | [7:0] | DAC_PLL_PWR |  | DAC PLL PD settings. This register must be written to $0 \times 00$ for optimal performance. | 0xFA | R/W |


| Address | Name | Bit No. | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0x1B5 | DACPLLT5 | [7:4] | RESERVED |  | Must write the default value for proper operation. | 0x8 | R/W |
|  |  | [3:0] | VCO_VAR |  | Varactor KVO Setting. See Table 83 for optimal settings based on the fvco being used. | 0x3 | R/W |
| 0x1B9 | DACPLLT9 | [7:0] | DAC_PLL_CP1 |  | DAC PLL Charge Pump settings. This register must be written to $0 \times 24$ for optimal performance. | 0x34 | R/W |
| 0x1BB | DACPLLTB | [7:5] | RESERVED |  | Reserved. | 0x0 | R |
|  |  | [4:3] | VCO_BIAS_TCF |  | Temperature Coefficient for VCO Bias. See Table 83 for optimal settings based on the fvco being used. | 0x1 | R/W |
|  |  | [2:0] | VCO_BIAS_REF |  | VCO Bias Control. See Table 83 for optimal settings based on the fvco being used. | 0x4 | R/W |
| 0x1BC | DACPLLTC | [7:0] | $\begin{aligned} & \text { DAC_PLL_VCO_ } \\ & \text { CTRL } \end{aligned}$ |  | DAC PLL VCO control settings. This register must be written to 0x0D for optimal performance. | 0x00 | R/W |
| 0x1BE | DACPLLTE | [7:0] | $\begin{aligned} & \text { DAC_PLL_VCO_ } \\ & \text { PWR } \end{aligned}$ |  | DAC PLL VCO power control settings. This register must be written to $0 \times 02$ for optimal performance. | 0x00 | R/W |
| 0x1BF | DACPLLTF | [7:0] | DAC_PLL_VCOCAL |  | DAC PLL VCO calibration settings. This register must be written to $0 \times 8 \mathrm{E}$ for optimal performance. | 0x8D | R/W |
| 0x1C0 | DACPLLT10 | [7:0] | $\begin{aligned} & \text { DAC_PLL_LOCK_ } \\ & \text { CNTR } \end{aligned}$ |  | This register must be written to 0x2A for optimal performance. | 0x2E | R/W |
| 0x1C1 | DACPLLT11 | [7:0] | DAC_PLL_CP2 |  | This register must be written to0x2A for optimal performance. | 0x24 | R/W |
| 0x1C4 | DACPLLT17 | [7:0] | DAC_PLL_VAR1 |  | DAC PLL Varactor setting. Must be set to 0x7E for proper DAC PLL configuration. | 0x33 | R/W |
| 0x1C5 | DACPLLT18 | [7:0] | DAC_PLL_VAR2 |  | DAC PLL Varactor setting. See Table 83 for optimal settings based on the fyco being used. | 0x08 | R/W |
| 0×200 | MASTER_PD | [7:1] | RESERVED |  | Reserved. | 0x0 | R |
|  |  | 0 | SPI_PD_MASTER |  | Power Down the Entire JESD Receiver Analog (All Eight Channels Plus Bias). | 0x1 | R/W |
| 0x201 | PHY_PD | [7:0] | SPI_PD_PHY |  | SPI Override to Power Down the Individual PHYs. <br> Set Bit x to power down the corresponding SERDINx $\pm$ PHY | 0x0 | R/W |
| 0x203 | GENERIC_PD | [7:2] | RESERVED |  | Reserved. | 0x0 | R |
|  |  | 1 | SPI_SYNC1_PD |  | Power down LVDS buffer for SYNCOUTO $\pm$. | 0x0 | R/W |
|  |  | 0 | SPI_SYNC2_PD |  | Power down LVDS buffer for SYNCOUT1 $\pm$. | 0x0 | R/W |
| 0x206 | CDR_RESET | [7:1] | RESERVED |  | Reserved. | 0x0 | R |
|  |  | 0 | SPI_CDR_RESETN | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Resets the Digital Control Logic for All PHYs. Hold CDR in reset <br> Enable CDR | 0x1 | R/W |
| 0×230 | CDR_OPERATING_ MODE_REG_0 | [7:6] | RESERVED |  | Reserved. | 0x0 | R |
|  |  | 5 | ENHALFRATE |  | Enables Half-Rate CDR Operation. Set to 1 when $5.75 \mathrm{Gbps} \leq$ lane rate $\leq 12.4 \mathrm{Gbps}$. | 0x1 | R/W |
|  |  | [4:2] | RESERVED |  | Must write the default value for proper operation. | 0x2 | R/W |
|  |  | 1 | CDR_OVERSAMP |  | Enables Oversampling of the Input Data. Set to 1 when $1.44 \mathrm{Gbps} \leq$ lane rate $\leq 3.1 \mathrm{Gbps}$. | 0x0 | R/W |
|  |  | 0 | RESERVED |  | Reserved. | 0x0 | R |
| 0×232 | DEVICE_CONFIG_ REG_3 | [7:0] | DEVICE_CONFIG_3 |  | Must be set to 0xFF for proper JESD interface configuration. | 0x0 | R/W |


| Address | Name | Bit No. | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0×268 | EQ_BIAS_REG | [7:6] | EQ_POWER_ MODE | $\begin{aligned} & 00 \\ & 01 \end{aligned}$ | Control the Equalizer Power/Insertion Loss Capability. <br> Normal mode <br> Low power mode | 0x1 | R/W |
|  |  | [5:0] | RESERVED |  | Must write the default value for proper operation. | 0x22 | R/W |
| 0x280 | $\begin{aligned} & \text { SERDESPLL_- } \\ & \text { ENABLE_CNTRL } \end{aligned}$ | [7:3] | RESERVED |  | Reserved. | 0x0 | R |
|  |  | 2 | RECAL_SERDESPLL |  | Recalibrate SERDES PLL. On a rising edge, recalibrate the SERDES PLL. | 0x0 | R/W |
|  |  | 1 | RESERVED |  | Reserved. | 0x0 | R |
|  |  | 0 | ENABLE SERDESPLL |  | Enable the SERDES PLL. Setting this bit enables and calibrates the SERDES PLL. | 0x0 | R/W |
| 0×281 | PLL_STATUS | [7:6] | RESERVED |  | Reserved. | 0x0 | R |
|  |  | 5 | SERDES PLL OVERRANGE_H |  | SERDES PLL High Overrange. This bit indicates that the SERDES PLL hit the lower edge of its operating band. Recalibrate. | 0x0 | R |
|  |  | 4 | SERDES_PLL OVERRANGE_L |  | SERDES PLL Low Overrange. This bit indicates that the SERDES PLL hit the lower edge of its operating band. Recalibrate. | 0x0 | R |
|  |  | 3 | $\begin{aligned} & \text { SERDES_PLL_CAL_ } \\ & \text { VALID_RB } \end{aligned}$ |  | SERDES PLL Calibration Valid. This bit indicates that the SERDES PLL has been successfully calibrated. | 0x0 | R |
|  |  | [2:1] | RESERVED |  | Reserved. | 0x0 | R |
|  |  | 0 | $\begin{aligned} & \hline \text { SERDES_PLL_ } \\ & \text { LOCK_RB } \end{aligned}$ |  | SERDES PLL Lock. This bit is set high by the PLL when it has achieved lock. | 0x0 | R |
| 0x284 | LOOP_FILTER_1 | [7:0] | LOOP_FILTER_1 |  | SERDES PLL loop filter setting. This register must be written to $0 \times 62$ for optimal performance. | 0x77 | R/W |
| 0x285 | LOOP_FILTER_2 | [7:0] | LOOP_FILTER_2 |  | SERDES PLL loop filter setting. This register must be written to 0xC9 for optimal performance. | 0x87 | R/W |
| 0x286 | LOOP_FILTER_3 | [7:0] | LOOP_FILTER_3 |  | SERDES PLL loop filter setting. This register must be written to $0 \times 0$ E for optimal performance. | 0x08 | R/W |
| 0x287 | SERDES_PLL_CP1 | [7:0] | SERDES_PLL_CP1 |  | SERDES PLL charge pump setting. This register must be written to $0 \times 12$ for optimal performance. | 0x3F | R/W |
| 0x289 | REF_CLK_DIVIDER_ LDO | [7:3] | RESERVED |  | Reserved. | 0x0 | R |
|  |  | 2 | DEVICE_CONFIG_4 |  | Must be set to 1 for proper SERDES PLL configuration. | 0x0 | R/W |
|  |  | [1:0] | $\begin{aligned} & \text { SERDES_PLL_DIV_ } \\ & \text { MODE } \end{aligned}$ | $\begin{aligned} & 00 \\ & 01 \\ & 10 \end{aligned}$ | SERDES PLL Reference Clock Division Factor. This field controls the division of the SERDES PLL reference clock before it is fed into the SERDES PLL Phase Frequency Detector (PFD). It must be set so $f_{\text {REF }} /$ DivFactor is between 35 MHz and 80 MHz . <br> Divide by 4 for 5.75 Gbps to 12.4 Gbps lane rate <br> Divide by 2 for 2.88 Gbps to 6.2 Gbps lane rate Divide by 1 for 1.44 Gbps to 3.1 Gbps lane rate | 0x0 | R/W |
| 0x28A | VCO_LDO | [7:0] | $\begin{aligned} & \hline \text { SERDES_PLL_ } \\ & \text { VCO_LDO } \end{aligned}$ |  | SERDES PLL VCO LDO setting. This register must be written to 0x7B for optimal performance. | 0x2B | R/W |
| 0x28B | SERDES_PLL_PD1 | [7:0] | SERDES_PLL_PD1 |  | SERDES PLL PD setting. This register must be written to 0x00 for optimal performance. | 0x7F | R/W |
| 0x290 | SERDESPLL_VAR1 | [7:0] | SERDES_PLL_VAR1 |  | SERDES PLL Varactor setting. This register must be written to $0 \times 89$ for optimal performance. | 0x83 | R/W |


| Address | Name | Bit No. | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0x294 | SERDES_PLL_CP2 | [7:0] | SERDES_PLL_CP2 |  | SERDES PLL Charge Pump setting. This register must be set to $0 \times 24$ for optimal performance. | 0xB0 | R/W |
| 0x296 | SERDESPLL_VCO1 | [7:0] | $\begin{aligned} & \text { SERDES_PLL_ } \\ & \text { VCO1 } \end{aligned}$ |  | SERDES PLL VCO setting. This register must be set to $0 \times 03$ for optimal performance. | 0x0C | R/W |
| 0x297 | SERDESPLL_VCO2 | [7:0] | $\begin{aligned} & \text { SERDES_PLL_ } \\ & \text { VCO2 } \end{aligned}$ |  | SERDES PLL VCO setting. This register must be set to $0 \times 0 \mathrm{D}$ for optimal performance. | 0x00 | R/W |
| 0x299 | SERDES_PLL_PD2 | [7:0] | SERDES_PLL_PD2 |  | SERDES PLL PD setting. This register must be set to $0 \times 02$ for optimal performance. | 0x00 | R/W |
| 0x29A | SERDESPLL_VAR2 | [7:0] | SERDES_PLL_VAR2 |  | SERDES PLL Varactor setting. This register must be set to $0 \times 8 \mathrm{E}$ for optimal performance. | 0xFE | R/W |
| 0x29C | SERDES_PLL_CP3 | [7:0] | SERDES_PLL_CP3 |  | SERDES PLL Charge Pump setting. Must be set to 0x2A for proper SERDES PLL configuration. | 0x17 | R/W |
| 0x29F | SERDESPLL_VAR3 | [7:0] | SERDES_PLL_VAR3 |  | SERDES PLL varactor setting. Must be set to $0 \times 78$ for proper SERDES PLL configuration. | 0x33 | R/W |
| 0x2A0 | SERDESPLL_VAR4 | [7:0] | SERDES_PLL_VAR4 |  | SERDES PLL varactor setting. This register must be set to $0 \times 06$ for optimal performance. | 0x08 | R/W |
| 0x2A4 | $\begin{aligned} & \text { DEVICE_CONFIG_ } \\ & \text { REG_8 } \end{aligned}$ | [7:0] | DEVICE_CONFIG_8 |  | Must be set to 0xFF for proper clock configuration. | 0x4B | R/W |
| 0x2A5 | SYNCOUTB_SWING | [7:1] | RESERVED |  | Reserved. | 0x0 | R |
|  |  | 0 | SYNCOUTB <br> SWING_MD | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | $\overline{\text { SYNCOUTX } \pm}$ Swing Mode. Sets the output differential swing mode for the $\overline{\text { SYNCOUTX } \pm}$ pins. See Table 8 for details. <br> Normal Swing Mode <br> High Swing Mode | 0x0 | R/W |
| 0x2A7 | TERM_BLK1 | [7:1] | RESERVED |  | Reserved. | 0x0 | R |
|  |  | 0 | RCAL_TERMBLK1 |  | Termination Calibration. The rising edge of this bit calibrates PHY0, PHY1, PHY6, and PHY7 terminations to $50 \Omega$. | 0x0 | R/W |
| 0x2AA | $\begin{aligned} & \text { DEVICE_CONFIG_ } \\ & \text { REG_9 } \end{aligned}$ | [7:0] | ```DEVICE_CONFIG_ 9``` |  | Must be set to 0xB7 for proper JESD interface termination configuration. | 0xC3 | R/W |
| $0 \times 2 \mathrm{AB}$ | $\begin{aligned} & \hline \text { DEVICE_CONFIG_ } \\ & \text { REG_10 } \\ & \hline \end{aligned}$ | [7:0] | $\begin{aligned} & \text { DEVICE_CONFIG_ } \\ & 10 \end{aligned}$ |  | Must be set to $0 \times 87$ for proper JESD interface termination configuration. | 0x93 | R/W |
| 0x2AE | TERM_BLK2_ CTRLREGO | [7:1] | RESERVED |  | Reserved. | 0x0 | R |
|  |  | 0 | RCAL_TERMBLK2 |  | Terminal Calibration. The rising edge of this bit calibrates PHY2, PHY3, PHY4 and PHY5 terminations to $50 \Omega$. | 0x0 | R/W |
| 0x2B1 | $\begin{aligned} & \text { DEVICE_CONFIG_ } \\ & \text { REG_11 } \end{aligned}$ | [7:0] | DEVICE_CONFIG 11 |  | Must be set to $0 \times B 7$ for proper JESD interface termination configuration. | 0xC3 | R/W |
| 0x2B2 | $\begin{aligned} & \hline \text { DEVICE_CONFIG_ } \\ & \text { REG_12 } \end{aligned}$ | [7:0] | $\begin{aligned} & \hline \text { DEVICE_CONFIG_ } \\ & 12 \end{aligned}$ |  | Must be set to $0 \times 87$ for proper JESD interface termination configuration. | 0x93 | R/W |
| 0x300 | $\begin{aligned} & \text { GENERAL_JRX_ } \\ & \text { CTRL_0 } \end{aligned}$ | 7 | RESERVED |  | Reserved. | 0x0 | R |
|  |  | 6 | CHECKSUM_MODE | 0 1 | Checksum Mode. This bit controls the locally generated JESD204B link parameter checksum method. The value is stored in the FCMP registers (Register 0x40E, Register 0×416, Register 0x41E, Register 0x426, Register $0 \times 42 \mathrm{E}$, Register 0x436, Register 0x43E, and Register 0x446). <br> Checksum is calculated by summing the individual fields in the link configuration table as defined in Section 8.3, Table 20 of the JESD204B standard Checksum is calculated by summing the registers containing the packed link configuration fields ( $\sum[0 \times 450: 0 \times 45 \mathrm{~A}]$ modulo 256 ). | 0x0 | R/W |
|  |  | [5:4] | RESERVED |  | Reserved. | 0x0 | R |


| Address | Name | Bit No. | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 3 | LINK_MODE | 0 | Link Mode. This register selects either singlelink or dual-link mode. <br> Single-link mode <br> Dual-link mode | 0x0 | R/W |
|  |  | 2 | LINK_PAGE |  | Link Paging. Selects which link's register map is used. This paging affects Registers 0x401 to $0 \times 47 \mathrm{E}$. <br> Use Link 0 register map Use Link 1 register map | 0x0 | R/W |
|  |  | [1:0] | LINK_EN | Ob00 <br> 0b01 <br> 0b10 <br> 0b11 | Link Enable. These bits bring up the JESD204B receiver digital circuitry: Bit 0 for Link 0 and Bit 1 for Link 1 . Enable the link only after the following has occurred: all JESD204B parameters are set, the DAC PLL is enabled and locked (Register $0 \times 084[1]=1$ ), and the JESD204B PHY is enabled (Register 0x200 = $0 \times 00$ ) and calibrated (Register $0 \times 281[2]=0$ ). Disable both JESD Link 1 and JESD Link 0 Disable JESD Link 1, enable JESD Link 0 Enable JESD Link 1, disable JESD Link 0 Enable both JESD Link 1 and JESD Link 0 | 0x0 | R/W |
| 0x301 | GENERAL_JRX_CTRL_1 | [7:3] | RESERVED |  | Reserved. | 0x0 | R |
|  |  | [2:0] | $\begin{aligned} & \text { SUBCLASSV_ } \\ & \text { LOCAL } \end{aligned}$ | $\begin{aligned} & 000 \\ & 001 \end{aligned}$ | JESD204B Subclass. <br> Subclass 0 <br> Subclass 1 | 0x1 | R/W |
| 0x302 | DYN_LINK_LATENCY_0 | [7:5] | RESERVED |  | Reserved. | 0x0 | R |
|  |  | [4:0] | DYN LINK LATENCY_0 |  | Dynamic Link Latency: Link 0. Latency between the $\mathrm{LMFC}_{R x}$ for link 0 and the last arriving LMFC boundary in units of PCLK cycles. See the Deterministic Latency section. | 0x0 | R |
| 0x303 | DYN_LINK_LATENCY_1 | [7:5] | RESERVED |  | Reserved. | 0x0 | R |
|  |  | [4:0] | DYN_LINK LATENCY_1 |  | Dynamic Link Latency: Link 1. Latency between the $\mathrm{LMFC}_{R x}$ for link 1 and the last arriving LMFC boundary in units of PCLK cycles. See the Deterministic Latency section. | 0x0 | R |
| 0x304 | LMFC_DELAY_0 | [7:5] | RESERVED |  | Reserved. | 0x0 | R |
|  |  | [4:0] | LMFC_DELAY_0 |  | LMFC Delay: Link 0 Delay from the LMFC to LMFC ${ }_{\text {Rx }}$ for Link 0 . In units of frame clock cycles for subclass 1 and PCLK cycles for subclass 0 . See the Deterministic Latency section. | 0x0 | R/W |
| 0x305 | LMFC_DELAY_1 | [7:5] | RESERVED |  | Reserved. | 0x0 | R |
|  |  | [4:0] | LMFC_DELAY_1 |  | LMFC Delay: Link 1. Delay from the LMFC to $\mathrm{LMFC}_{\text {Rx }}$ for Link 1. In units of frame clock cycles for subclass 1 and PCLK cycles for subclass 0 . See the Deterministic Latency section. | 0x0 | R/W |
| 0x306 | LMFC_VAR_0 | [7:5] | RESERVED |  | Reserved. | 0x0 | R |
|  |  | [4:0] | LMFC_VAR_0 |  | Variable Delay Buffer: Link 0. Sets when data is read from a buffer to be consistent across links and power cycles. In units of PCLK cycles. See the Deterministic Latency section. This setting must not be more than 10 . | 0x6 | R/W |
| 0x307 | LMFC_VAR_1 | [7:5] | RESERVED |  | Reserved. | 0x0 | R |
|  |  | [4:0] | LMFC_VAR_1 |  | Variable Delay Buffer: Link 1. Sets when data is read from a buffer to be consistent across links and power cycles. In units of PCLK cycles. See the Deterministic Latency section. This setting must not be more than 10 . | 0x6 | R/W |


| Address | Name | Bit No. | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0x308 | XBAR_LN_0_1 | [7:6] | RESERVED |  | Reserved. | 0x0 | R |
|  |  | [5:3] | LOGICAL_LANE1_ SRC | $x$ | Logical Lane 1 Source. Selects a physical lane to be mapped onto Logical Lane 1. <br> Data is from SERDINx | 0x1 | R/W |
|  |  | [2:0] | LOGICAL_LANEO_ SRC | x | Logical Lane 0 Source. Selects a physical lane to be mapped onto Logical Lane 0 . <br> Data is from SERDINx | 0x0 | R/W |
| 0x309 | XBAR_LN_2_3 | [7:6] | RESERVED |  | Reserved. | 0x0 | R |
|  |  | [5:3] | LOGICAL_LANE3 SRC | x | Logical Lane 3 Source. Selects a physical lane to be mapped onto Logical Lane 3. <br> Data is from SERDINx | 0x3 | R/W |
|  |  | [2:0] | $\begin{aligned} & \text { LOGICAL_LANE2_ } \\ & \text { SRC } \end{aligned}$ | $x$ | Logical Lane 2 source. Selects a physical lane to be mapped onto Logical Lane 2. <br> Data is from SERDINx | 0x2 | R/W |
| 0x30A | XBAR_LN_4_5 | [7:6] | RESERVED |  | Reserved. | 0x0 | R |
|  |  | [5:3] | LOGICAL_LANE5_ SRC | x | Logical Lane 5 Source. Selects a physical lane to be mapped onto Logical Lane 5. <br> Data is from SERDINx | 0x5 | R/W |
|  |  | [2:0] | LOGICAL_LANE4_ SRC | x | Logical Lane 4 Source. Selects a physical lane to be mapped onto Logical Lane 4. <br> Data is from SERDINx | 0x4 | R/W |
| 0x30B | XBAR_LN_6_7 | [7:6] | RESERVED |  | Reserved. | 0x0 | R |
|  |  | [5:3] | LOGICAL_LANE7_ SRC | x | Logical Lane 7 Source. Selects a physical lane to be mapped onto Logical Lane 7. <br> Data is from SERDINx | 0x7 | R/W |
|  |  | [2:0] | LOGICAL_LANE6 SRC | $x$ | Logical Lane 6 Source. Selects a physical lane to be mapped onto Logical Lane 6. <br> Data is from SERDINx | 0x6 | R/W |
| 0x30C | FIFO_STATUS_REG_0 | [7:0] | LANE_FIFO_FULL |  | FIFO Full Flags for Each Logical Lane. A full FIFO indicates an error in the JESD204B configuration or with a system clock. If the FIFO for Lane x is full, Bit x in this register will be high. | 0x0 | R |
| 0x30D | FIFO_STATUS_REG_1 | [7:0] | LANE_FIFO_EMPTY |  | FIFO Empty Flags for Each Logical Lane. An empty FIFO indicates an error in the JESD204B configuration or with a system clock. If the FIFO for Logical Lane x is empty, Bit x in this register will be high. | 0x0 | R |
| $0 \times 312$ | SYNCB_GEN_1 | [7:6] | RESERVED |  | Reserved. | 0x0 | R/W |
|  |  | [5:4] | SYNCB_ERR _DUR | 0 1 2 | Duration of $\overline{\text { SYNCOUTx } \pm}$ Low for Error. The duration applies to both SYNCOUTO and SYNCOUT1. A sync error is asserted at the end of a multiframe whenever one or more disparity, not in table or unexpected control character errors are encountered. <br> ½ PCLK cycle <br> 1 PCLK cycle <br> 2 PCLK cycles |  |  |
|  |  | [3:0] | RESERVED |  | Reserved. | 0x0 | R/W |
| $0 \times 314$ | SERDES_SPI_REG | [7:0] | $\begin{aligned} & \text { SERDES_SPI_ } \\ & \text { CONFIG } \end{aligned}$ |  | SERDES SPI Configuration. Must be written to $0 \times 01$ as part of the Physical Layer setup step. | 0x0 | R/W |
| $0 \times 315$ | PHY_PRBS_TEST_EN | [7:0] | PHY_TEST_EN |  | PHY Test Enable. Enables the PHY BER test. Set Bit x to enable the PHY test for Lane x . | 0x0 | R/W |


| Address | Name | Bit No. | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0x316 | PHY_PRBS_TEST_CTRL | 7 | RESERVED |  | Reserved. | 0x0 | R |
|  |  | [6:4] | PHY_SRC_ERR_CNT | $x$ | PHY Error Count Source. Selects which PHY errors are being reported in Register 0x31A to Register 0x31C. <br> Report Lane x error count | 0x0 | R/W |
|  |  | [3:2] | PHY_PRBS_PAT_SEL | $\begin{aligned} & 00 \\ & 01 \\ & 10 \end{aligned}$ | PHY PRBS Pattern Select. Selects the PRBS pattern for PHY BER test. <br> PRBS7 <br> PRBS15 <br> PRBS31 | 0x0 | R/W |
|  |  | 1 | PHY_TEST_START | 0 1 | PHY PRBS Test Start. Starts and stops the PHY PRBS test. <br> Test stopped <br> Test in progress | 0x0 | R/W |
|  |  | 0 | PHY_TEST_RESET | 0 | PHY PRBS Test Reset. Resets the PHY PRBS test state machine and error counters. Enable PHY PRBS test state machine Hold PHY PRBS test state machine in reset | 0x0 | R/W |
| 0x317 | PHY_PRBS_TEST_ THRESHOLD_LOBITS | [7:0] | $\begin{aligned} & \hline \text { PHY_PRBS_ } \\ & \text { THRESHOLD[7:0] } \end{aligned}$ |  | 8 LSBs of PHY PRBS Error Threshold. | 0x0 | R/W |
| 0x318 | PHY_PRBS_TEST_ THRESHOLD_ MIDBITS | [7:0] | $\begin{aligned} & \hline \text { PHY_PRBS_ } \\ & \text { THRESHOLD[15:8] } \end{aligned}$ |  | 8 ISBs of PHY PRBS Error Threshold. | 0x0 | R/W |
| 0x319 | PHY_PRBS_TEST THRESHOLD_HIBITS | [7:0] | PHY_PRBS THRESHOLD[23:16] |  | 8 MSBs of PHY PRBS Error Threshold. | 0x0 | R/W |
| 0x31A | PHY_PRBS_TEST_ ERRCNT_LOBITS | [7:0] | $\begin{aligned} & \hline \text { PHY_PRBS_ERR_ } \\ & \text { CNT[7:0] } \end{aligned}$ |  | 8 LSBs of PHY PRBS Error Count. Reported PHY BERT error count from lane selected using Register 0x316[6:4]. | 0x0 | R |
| 0x31B | PHY_PRBS_TEST_ ERRCNT_MIDBITS | [7:0] | $\begin{aligned} & \hline \text { PHY_PRBS_ERR_ } \\ & \text { CNT[15:8] } \end{aligned}$ |  | 8 ISBs of PHY PRBS Error Count. | 0x0 | R |
| 0x31C | PHY_PRBS_TEST_ ERRCNT_HIBITS | [7:0] | $\begin{aligned} & \hline \text { PHY_PRBS_ERR_ } \\ & \text { CNT[23:16] } \end{aligned}$ |  | 8 MSBs of PHY PRBS Error Count. | 0x0 | R |
| 0x31D | $\begin{aligned} & \text { PHY_PRBS_TEST_ } \\ & \text { STATUS } \end{aligned}$ | [7:0] | PHY_PRBS_PASS |  | PHY PRBS Test Pass/Fail. <br> Bit x corresponds to PHY PRBS pass/fail for Physical Lane $x$. <br> The bit is set to 1 while the error count for Physical Lane $x$ is less than PHY_PRBS_THRESHOLD. | 0xFF | R |
| 0x32C | SHORT_TPL_TEST_0 | [7:6] | RESERVED |  | Reserved. | 0x0 | R |
|  |  | [5:4] | $\begin{aligned} & \hline \text { SHORT_TPL_SP_ } \\ & \text { SEL } \end{aligned}$ | $x$ | Short Transport Layer Sample Select. Selects which sample to check from the DAC selected via Bits[3:2]. <br> Sample x | 0x0 | R/W |
|  |  | [3:2] | ```SHORT_TPL_DAC_ SEL``` | $x$ | Short Transport Layer Test DAC Select. Selects which DAC to sample. Sample from DAC $x$ | 0x0 | R/W |
|  |  | 1 | $\begin{aligned} & \text { SHORT_TPL_TEST_ } \\ & \text { RESET } \end{aligned}$ | 0 | Short Transport Layer Test Reset. Resets the result of short transport layer test. <br> Not reset <br> Reset | 0x0 | R/W |
|  |  | 0 | $\begin{aligned} & \text { SHORT_TPL_TEST_ } \\ & \text { EN } \end{aligned}$ | 0 1 | Short Transport Layer Test Enable. See the Subclass 0 section for details on how to perform this test. <br> Disable <br> Enable | 0x0 | R/W |
| 0x32D | SHORT_TPL_TEST_1 | [7:0] | $\begin{aligned} & \text { SHORT_TPL_REF_ } \\ & \text { SP_LSB } \end{aligned}$ |  | Short Transport Layer Test Reference, Sample LSB. This is the lower eight bits of the expected DAC sample. It is used to compare with the received DAC sample at the output of the JESD204B receiver. | 0x0 | R/W |



AD9144

| Address | Name | Bit No. | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0x405 | K_REG | [7:5] | RESERVED |  | Reserved. | 0x0 | R |
|  |  | [4:0] | K-1_RD | $\begin{aligned} & 0 \times 0 F \\ & 0 \times 1 F \end{aligned}$ | Number of Frames per Multiframe. Settings of 16 or 32 are valid. Link information received on Link Lane 0 as specified in Section 8.3 of JESD204B. <br> 16 frames per multiframe <br> 32 frames per multiframe | 0x0 | R |
| 0x406 | M_REG | [7:0] | M-1_RD | 0 1 3 | Number of converters per device. Link information received on Link Lane 0 as specified in Section 8.3 of JESD204B. Must be 0,1 , or 3. <br> One converter per device <br> Two converters per device <br> Four converters per device | 0x0 | R |
| 0x407 | CS_N_REG | [7:6] | CS_RD |  | Number of Control Bits per Sample. Link information received on Link Lane 0 as specified in Section 8.3 of JESD204B. CS must be 0. | 0x0 | R |
|  |  | 5 | RESERVED |  | Reserved. | 0x0 | R |
|  |  | [4:0] | N-1_RD | 0x0F | Converter Resolution. Link information received on Link Lane 0 as specified in Section 8.3 of JESD204B. Converter resolution must be 16. <br> Converter resolution of 16 | 0x0 | R |
| 0x408 | NP_REG | [7:5] | SUBCLASSV_RD |  | Device Subclass Version. Link information received on Link Lane 0 as specified in Section 8.3 of JESD204B. | 0x0 | R |
|  |  | [4:0] | NP-1_RD | 0x0F | Total Number of Bits per Sample. Link information received on Link Lane 0 as specified in Section 8.3 of JESD204B. Must be 16 bits per sample. <br> 16 bits per sample. | 0x0 | R |
| 0x409 | S_REG | [7:5] | JESDV_RD | $\begin{aligned} & 000 \\ & 001 \end{aligned}$ | JESD204 Version. Link information received on Link Lane 0 as specified in Section 8.3 of JESD204B. <br> JESD204A <br> JESD204B | 0x0 | R |
|  |  | [4:0] | S-1_RD | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Number of Samples per Converter per Frame Cycle. Settings of one and two are valid. See Table 35 and Table 36. Link information received on Link Lane 0 as specified in Section 8.3 of JESD204B. <br> One sample per converter per frame Two samples per converter per frame | 0x0 | R |
| 0x40A | HD_CF_REG | 7 | HD_RD | 0 1 | High Density Format. See Section 5.1.3 of the JESD294B standard. Link information received on Link Lane 0 as specified in Section 8.3 of JESD204B. <br> Low density mode <br> High density mode: link information received on Lane 0 as specified in Section 8.3 of JESD204B | 0x0 | R |
|  |  | [6:5] | RESERVED |  | Reserved. | 0x0 | R |
|  |  | [4:0] | CF_RD |  | Number of Control Words per Frame Clock Period per Link. Link information received on Link Lane 0 as specified in Section 8.3 of JESD204B. Bits[4:0] must be 0 . | 0x0 | R |
| 0x40B | RES1_REG | [7:0] | RES1_RD |  | Reserved Field 1. Link information received on Link Lane 0 as specified in Section 8.3 of JESD204B. | 0x0 | R |


| Address | Name | Bit No. | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0x40C | RES2_REG | [7:0] | RES2_RD |  | Reserved Field 2. Link information received on Link Lane 0 as specified in Section 8.3 of JESD204B. | 0x0 | R |
| 0x40D | CHECKSUM_REG | [7:0] | FCHKO_RD |  | Checksum for Link Lane 0. Link information received on Link Lane 0 as specified in Section 8.3 of JESD204B. | 0x0 | R |
| 0x40E | COMPSUMO_REG | [7:0] | FCMPO_RD |  | Computed Checksum for Link Lane 0. The JESD204B receiver computes the checksum of the link information received on Lane 0 as specified in Section 8.3 of JESD204B. The computation method is set by the CHECKSUM_MODE bit (Address 0x300[6]) and must match the likewise calculated checksum in Register 0x40D. | 0x0 | R |
| 0x412 | LID1_REG | [7:5] | RESERVED |  | Reserved. | 0x0 | R |
|  |  | [4:0] | LID1_RD |  | Lane Identification for Link Lane 1.Link information received on Lane 0 as specified in section 8.3 of JESD204B. | 0x0 | R |
| 0x415 | CHECKSUM1_REG | [7:0] | FCHK1_RD |  | Checksum for Link Lane 1. Link information received on Lane 0 as specified in Section 8.3 of JESD204B. | 0x0 | R |
| 0x416 | COMPSUM1_REG | [7:0] | FCMP1_RD |  | Computed Checksum for Link Lane 1. See the description for Register 0x40E. | 0x0 | R |
| 0x41A | LID2_REG | [7:5] | RESERVED |  | Reserved. | 0x0 | R |
|  |  | [4:0] | LID2_RD |  | Lane Identification for Link Lane 2. | 0x0 | R |
| 0x41D | CHECKSUM2_REG | [7:0] | FCHK2_RD |  | Checksum for Link Lane 2. | 0x0 | R |
| 0x41E | COMPSUM2_REG | [7:0] | FCMP2_RD |  | Computed Checksum for Link Lane 2 (see the description for Register 0x40E). | $0 \times 0$ | R |
| 0x422 | LID3_REG | [7:5] | RESERVED |  | Reserved. | 0x0 | R |
|  |  | [4:0] | LID3_RD |  | Lane Identification for Link Lane 3. | 0x0 | R |
| 0x425 | CHECKSUM3_REG | [7:0] | FCHK3_RD |  | Checksum for Link Lane 3. | 0x0 | R |
| 0x426 | COMPSUM3_REG | [7:0] | FCMP3_RD |  | Computed Checksum for Link Lane 3 (see the description for Register 0x40E). | $0 \times 0$ | R |
| 0x42A | LID4_REG | [7:5] | RESERVED |  | Reserved. | 0x0 | R |
|  |  | [4:0] | LID4_RD |  | Lane Identification for Link Lane 4. | 0x0 | R |
| 0x42D | CHECKSUM4_REG | [7:0] | FCHK4_RD |  | Checksum for Link Lane 4. | 0x0 | R |
| 0x42E | COMPSUM4_REG | [7:0] | FCMP4_RD |  | Computed Checksum for Link Lane 4 (see the description for Register 0x40E). | $0 \times 0$ | R |
| 0x432 | LID5_REG | [7:5] | RESERVED |  | Reserved. | 0x0 | R |
|  |  | [4:0] | LID5_RD |  | Lane Identification for Link Lane 5. | 0x0 | R |
| 0x435 | CHECKSUM5_REG | [7:0] | FCHK5_RD |  | Checksum for Link Lane 5. | 0x0 | R |
| 0x436 | COMPSUM5_REG | [7:0] | FCMP5_RD |  | Computed Checksum for Link Lane 5 (see the description for Register 0×40E). | 0x0 | R |
| 0x43A | LID6_REG | [7:5] | RESERVED |  | Reserved. | 0x0 | R |
|  |  | [4:0] | LID6_RD |  | Lane Identification for Link Lane 6. | 0x0 | R |
| 0x43D | CHECKSUM6_REG | [7:0] | FCHK6_RD |  | Checksum for Link Lane 6. | 0x0 | R |
| 0x43E | COMPSUM6_REG | [7:0] | FCMP6_RD |  | Computed Checksum for Link Lane 6 (see the description for Register 0×40E). | 0x0 | R |
| 0x442 | LID7_REG | [7:5] | RESERVED |  | Reserved. | 0x0 | R |
|  |  | [4:0] | LID7_RD |  | Lane Identification for Link Lane 7. | 0x0 | R |
| 0x445 | CHECKSUM7_REG | [7:0] | FCHK7_RD |  | Checksum for Link Lane 7. | 0x0 | R |
| 0x446 | COMPSUM7_REG | [7:0] | FCMP7_RD |  | Computed Checksum for Link Lane 7 (see the description for Register 0x40E). | $0 \times 0$ | R |
| 0x450 | ILS_DID | [7:0] | DID |  | Device Identification Number. Link information received on Link Lane 0 as specified in Section 8.3 of JESD204B. Must be set to value read in Register 0x400. | 0x0 | R/W |


| Address | Name | Bit No. | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0x451 | ILS_BID | [7:4] | ADJCNT |  | Adjustment Resolution to DAC LMFC Must be set to 0 . | 0x0 | R/W |
|  |  | [3:0] | BID |  | Bank Identification: Extension to DID Must be set to value read in Register 0x401[3:0]. | 0x0 | R/W |
| 0×452 | ILS_LID0 | 7 | RESERVED |  | Reserved. | 0x0 | R |
|  |  | 6 | ADJDIR |  | Direction to Adjust DAC LMFC. Must be set to 0 . | 0x0 | R/W |
|  |  | 5 | PHADJ |  | Phase Adjustment Request to DAC. Must be set to 0 . | 0x0 | R/W |
|  |  | [4:0] | LIDO |  | Lane Identification for Link Lane 0 . Must be set to the value read in Register 0x402[4:0]. | 0x0 | R/W |
| 0x453 | ILS_SCR_L | 7 | SCR | 0 1 | Receiver Descrambling Enable. Descrambling is disabled Descrambling is enabled | 0x1 | R/W |
|  |  | [6:5] | RESERVED |  | Reserved. | 0x0 | R |
|  |  | [4:0] | L-1 | 0 1 3 7 | Number of Lanes per Converter Device. See Table 35 and Table 36. <br> One lane per converter <br> Two lanes per converter <br> Four lanes per converter <br> Eight lanes per converter (single link only) | 0x3 | R/W |
| 0x454 | ILS_F | [7:0] | F-1 | 0 1 3 | Number of Octets per Lane per Frame. Settings of 1,2 , and 4 (octets per lane) per frame are valid. See Table 35 and Table 36. <br> (One octet per lane) per frame <br> (Two octets per lane) per frame <br> (Four octets per lane) per frame | 0x0 | R/W |
| 0x455 | ILS_K | [7:5] | RESERVED |  | Reserved. | 0x0 | R |
|  |  | [4:0] | K-1 | $\begin{aligned} & 0 \times 0 \mathrm{~F} \\ & 0 \times 1 \mathrm{~F} \end{aligned}$ | Number of Frames per Multiframe. Settings of 16 or 32 are valid. Must be set to 32 when $\mathrm{F}=1$ (Register 0x476). <br> 16 frames per multiframe <br> 32 frames per multiframe | 0x1F | R/W |
| 0x456 | ILS_M | [7:0] | M-1 | 0 1 3 | Number of Converters per Device. See Table 35 and Table 36. <br> One converter per link <br> Two converters per link <br> Four converters per link (single link only) | 0x1 | R/W |
| 0×457 | ILS_CS_N | [7:6] | CS | 0 | Number of Control Bits per Sample. Must be set to 0 . Control bits are not supported. Zero control bits per sample | 0x0 | R/W |
|  |  | 5 | RESERVED |  | Reserved. | 0x0 | R |
|  |  | [4:0] | N-1 | 0xF | Converter Resolution. Must be set to 16 bits of resolution. Converter resolution of 16. | 0xF | R/W |
| 0x458 | ILS_NP | [7:5] | SUBCLASSV | 0 <br> 1 | Device Subclass Version. <br> Subclass 0 <br> Subclass 1 | 0x1 | R/W |
|  |  | [4:0] | NP-1 | 0xF | Total Number of Bits per Sample. Must be set to 16 bits per sample. <br> 16 bits per sample. | 0xF | R/W |
| 0x459 | ILS_S | [7:5] | JESDV | $\begin{aligned} & 000 \\ & 001 \end{aligned}$ | JESD204 Version. JESD204A JESD204B | 0x1 | R/W |
|  |  | [4:0] | S-1 | 0 1 | Number of Samples per Converter per Frame Cycle. Settings of one and two are valid. See Table 35 and Table 36. <br> One sample per converter per frame Two samples per converter per frame | 0x0 | R/W |



| Address | Name | Bit No. | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0x46F | UNEXPECTEDCONTROL_RB | [7:0] | UCC |  | Unexpected Control Character Error (UCC). Bit x is set when the UCC error count for Link Lane x reaches the threshold in Register 0x47C. | 0x0 | R |
| 0x46F | UNEXPECTEDCONTROL_W | 7 | RST_IRQ_UCC |  | IRQ Reset. Reset IRQ for lane selected via Bits[2:0] by writing 1 to this bit. | 0x0 | W |
|  |  | 6 | DISABLE_ERR_ CNTR_UCC |  | Disable Error Counter. Disable the error counter for lane selected via Bits[2:0] by writing 1 to this bit. | 0x0 | W |
|  |  | 5 | $\begin{aligned} & \text { RST_ERR_CNTR_ } \\ & \text { UCC } \end{aligned}$ |  | Reset Error Counter. Reset error counter for lane selected via Bits[2:0] by writing 1 to this bit. | 0x0 | W |
|  |  | [4:3] | RESERVED |  | Reserved. | 0x0 | R |
|  |  | [2:0] | LANE_ADDR_UCC |  | Link Lane Address for Functions Described in Bits[7:5]. | 0x0 | W |
| 0x470 | CODEGRPSYNCFLG | [7:0] | CODEGRPSYNC | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Code Group Sync Flag (from Each Instantiated Lane). Writing 1 to Bit 7 resets the IRQ. The associated IRQ flag is located in Register 0x47A[0]. A loss of CODEGRPSYNC triggers sync request assertion. See the SYNCOUT and SYSREF Signals section and the Deterministic Latency section. <br> Synchronization is lost <br> Synchronization is achieved | 0x0 | R/W |
| 0x471 | FRAMESYNCFLG | [7:0] | FRAMESYNC | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Frame Sync Flag (from Each Instantiated Lane). This register indicates the live status for each lane. Writing 1 to Bit 7 resets the IRQ. A loss of frame sync automatically initiates a synchronization sequence. <br> Synchronization is lost <br> Synchronization is achieved | 0x0 | R/W |
| 0x472 | GOODCHKSUMFLG | [7:0] | GOODCHECKSUM | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Good Checksum Flag (from Each Instantiated Lane). Writing 1 to Bit 7 resets the IRQ. The associated IRQ flag is located in Register 0x47A[2]. <br> Last computed checksum is not correct Last computed checksum is correct | 0x0 | R/W |
| 0x473 | INITLANESYNCFLG | [7:0] | INITIALLANESYNC |  | Initial Lane Sync Flag (from Each Instantiated Lane). Writing 1 to Bit 7 resets the IRQ. The associated IRQ flag is located in Register $0 \times 47 \mathrm{~A}[3]$. Loss of synchronization is also reported on SYNCOUT1 $\pm$ or SYNCOUT0 $\pm$. See the SYNCOUT and SYSREF $\pm$ Signal section and the Deterministic Latency section. | 0x0 | R/W |
| 0x476 | CTRLREG1 | [7:0] | F | $\begin{aligned} & 1 \\ & 2 \\ & 4 \end{aligned}$ | Number of Octets per Frame. Settings of 1, 2, and 4 are valid. See Table 35 and Table 36. <br> One octet per frame <br> Two octets per frame <br> Four octets per frame | 0x1 | R/W |
| 0x477 | CTRLREG2 | 7 | ILAS_MODE | 1 0 | ILAS Test Mode. Defined in Section 5.3.3.8 of JESD204B specification. <br> JESD204B receiver is constantly receiving ILAS frames Normal link operation | 0x0 | R/W |
|  |  | [6:4] | RESERVED |  | Reserved. | 0x0 | R |
|  |  | 3 | $\begin{aligned} & \text { THRESHOLD_ } \\ & \text { MASK_EN } \end{aligned}$ |  | Threshold Mask Enable. Set this bit if using SYNC_ASSERTION_MASK (Register 0x47B[7:5]). | 0x0 | R/W |
|  |  | [2:0] | RESERVED |  | Reserved. | 0x0 | R |
| 0x478 | KVAL | [7:0] | KSYNC | x | Number of K Multiframes During ILAS (Divided by Four). Sets the number of multiframes to send initial lane alignment sequence. Cannot be set to 0 . <br> $4 x$ multiframes during ILAS | 0x1 | R/W |


| Address | Name | Bit No. | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0x47A | IRQVECTOR_MASK | 7 | BADDIS_MASK | 1 | Bad Disparity Mask. <br> If the bad disparity count reaches ERRORTHRESH on any lane, $\overline{\mathrm{IRQ}}$ is pulled low. | 0x0 | W |
|  |  | 6 | NIT_MASK | 1 | Not in table Mask. <br> If the not in table character count reaches ERRORTHRESH on any lane, $\overline{\mathrm{IRQ}}$ is pulled low. | 0x0 | W |
|  |  | 5 | UCC_MASK | 1 | Unexpected Control Character Mask. <br> If the unexpected control character count reaches ERRORTHRESH on any lane, $\overline{\mathrm{IRQ}}$ is pulled low. | 0x0 | W |
|  |  | 4 | RESERVED |  | Reserved. | 0x0 | R |
|  |  | 3 | INITIALLANESYNC_ MASK | 1 | Initial Lane Sync Mask. <br> If initial lane sync ( $0 \times 473$ ) fails on any lane, $\overline{\mathrm{IRQ}}$ is pulled low. | 0x0 | W |
|  |  | 2 | BADCHECKSUM_ MASK | 1 | Bad Checksum Mask. <br> If there is a bad checksum ( $0 \times 472$ ) on any lane, $\overline{\mathrm{RQ}}$ is pulled low. | 0x0 | W |
|  |  | 1 | FRAMESYNC MASK | 1 | Frame Sync Mask <br> If frame sync ( $0 \times 471$ ) fails on any lane, $\overline{\mathrm{IRQ}}$ is pulled low. | 0x0 | W |
|  |  | 0 | CODEGRPSYNC_ MASK | 1 | Code Group Sync Machine Mask. If code group sync ( $0 \times 470$ ) fails on any lane, $\overline{\mathrm{IRQ}}$ is pulled low. | 0x0 | W |
| 0x47A | IRQVECTOR_FLAG | 7 | BADDIS_FLAG | 1 | Bad Disparity Error Count. <br> Bad disparity character count reached ERRORTHRESH ( $0 \times 47 \mathrm{C}$ ) on at least one lane. Read Register 0x46D to determine which lanes are in error. | 0x0 | R |
|  |  | 6 | NIT_FLAG | 1 | Not in table Error Count <br> Not in table character count reached ERRORTHRESH ( $0 \times 47 \mathrm{C}$ ) on at least one lane. Read Register 0x46E to determine which lanes are in error. | 0x0 | R |
|  |  | 5 | UCC_FLAG | 1 | Unexpected Control Character Error Count Unexpected control character count reached ERRORTHRESH ( $0 \times 47 \mathrm{C}$ ) on at least one lane. Read Register 0x46F to determine which lanes are in error. | 0x0 | R |
|  |  | 4 | RESERVED |  | Reserved. | 0x0 | R |
|  |  | 3 | INITIALLANESYNC_ FLAG | 1 | Initial Lane Sync Flag. <br> Initial lane sync failed on at least one lane. Read Register 0x473 to determine which lanes are in error | 0x0 | R |
|  |  | 2 | BADCHECKSUM_ FLAG | 1 | Bad Checksum Flag. <br> Bad checksum on at least one lane. Read Register 0x472 to determine which lanes are in error. | 0x0 | R |
|  |  | 1 | $\begin{aligned} & \hline \text { FRAMESYNC_ } \\ & \text { FLAG } \end{aligned}$ | 1 | Frame Sync Flag. <br> Frame sync failed on at least one lane. Read Register 0×471 to determine which lanes are in error. | 0x0 | R |
|  |  | 0 | $\begin{aligned} & \text { CODEGRPSYNC_ } \\ & \text { FLAG } \end{aligned}$ | 1 | Code Group Sync Flag. <br> Code group sync failed on at least one lane. Read Register 0x470 to determine which lanes are in error | 0x0 | R |

AD9144

| Address | Name | Bit No. | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0x47B | SYNCASSERTIONMASK | 7 | BADDIS_S | 1 | Bad Disparity Error on Sync. <br> Asserts a sync request on $\overline{\text { SYNCOUTX } \pm}$ when the bad disparity character count reaches the threshold in Register 0x47C | 0x0 | R/W |
|  |  | 6 | NIT_S | 1 | Not in table Error on Sync. $\qquad$ <br> Asserts a sync request on $\overline{\text { SYNCOUTX } \pm}$ when the not in table character count reaches the threshold in Register 0x47C | 0x0 | R/W |
|  |  | 5 | UCC_S | 1 | Unexpected Control Character Error on Sync. Asserts a sync request on SYNCOUTx $\pm$ when the unexpected control character count reaches the threshold in Register 0x47C | $0 \times 0$ | R/W |
|  |  | 4 | CMM | 1 | Configuration Mismatch IRQ. If CMM_ENABLE is high, this bit latches on a rising edge and pull $\overline{\mathrm{RQ}}$ low. When latched, write a 1 to clear this bit. If CMM_ENABLE is low, this bit is non-functional. <br> Link Lane 0 configuration registers (Register $0 \times 450$ to Register 0x45D) do not match the JESD204B transmit settings (Register 0x400 to Register 0x40D) | 0x0 | R/W |
|  |  | 3 | CMM_ENABLE | 1 | Configuration Mismatch IRQ Enable. <br> Enables IRQ generation if a configuration mismatch is detected <br> Configuration mismatch IRQ disabled | 0x1 | R/W |
|  |  | [2:0] | RESERVED |  | Reserved. | 0x0 | R |
| 0x47C | ERRORTHRES | [7:0] | ETH |  | Error Threshold. Bad disparity, not in table, and unexpected control character errors are counted and compared to the error threshold value. When the count reaches the threshold, either an IRQ is generated or the $\overline{\text { SYNCOUTX } \pm}$ signal is asserted per the mask register settings, or both. Function is performed in all lanes. | 0xFF | R/W |
| 0x47D | LANEENABLE | [7:0] | LANE_ENA |  | Lane Enable. Setting Bit x enables Link Lane x. This register must be programmed before receiving the code group pattern for proper operation. | 0xF | R/W |
| 0x47E | RAMP_ENA | [7:1] | RESERVED |  | Reserved. | 0x0 | R |
|  |  | 0 | ENA_RAMP_ CHEC̄K | 0 1 | Enable Ramp Checking at the Beginning of ILAS. <br> Disable ramp checking at beginning of ILAS; ILAS data need not be a ramp <br> Enable ramp checking; ILAS data needs to be a ramp starting at 00-01-02; otherwise, the ramp ILAS fails and the device does not start up | $0 \times 0$ | W |
| 0x520 | DIG_TEST0 | [7:2] | RESERVED |  | Must write default value for proper operation. | 0x7 | R/W |
|  |  | 1 | DC_TEST_MODE |  | DC Test Mode | 0x0 | R/W |
|  |  | 0 | RESERVED |  | Reserved. | 0x0 | R/W |
| 0x521 | DC_TEST_VALUEIO | [7:0] | DC TEST <br> VALUEI[7:0] |  | DC Value LSB of DC Test Mode for I DAC. | 0x0 | R/W |
| 0x522 | DC_TEST_VALUEI1 | [7:0] | DC_TEST_ <br> VALUEI [15:8] |  | DC value MSB of DC Test Mode for I DAC. | 0x0 | R/W |
| 0x523 | DC_TEST_VALUEQ0 | [7:0] | $\begin{aligned} & \hline \text { DC_TEST_ } \\ & \text { VALUEQ[7:0] } \end{aligned}$ |  | DC value LSB of DC Test Mode for Q DAC. | 0x0 | R/W |
| 0x524 | DC_TEST_VALUEQ1 | [7:0] | DC_TEST <br> VALUEQ[15:8] |  | DC value MSB of DC Test Mode for Q DAC. | 0x0 | R/W |

## OUTLINE DIMENSIONS



Figure 88. 88-Lead Lead Frame Chip Scale Package [LFCSP_VQ]
$12 \mathrm{~mm} \times 12 \mathrm{~mm}$ Body, Very Thin Quad (CP-88-6)
Dimensions shown in millimeters


COMPLIANT TO JEDEC STANDARDS MO-220
Figure 89. 88-Lead Lead Frame Chip Scale Package [LFCSP_VQ] (Variable Lead Length)
$12 \mathrm{~mm} \times 12 \mathrm{~mm}$ Body, Very Thin Quad (CP-88-9)
Dimensions shown in millimeters

ORDERING GUIDE

| Model $^{1}$ | Temperature Range | Package Description | Package Option |
| :--- | :--- | :--- | :--- |
| AD9144BCPZ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 88 -Lead LFCSP_VQ | CP-88-6 |
| AD9144BCPZRL | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 88 -Lead LFCSP_VQ | CP-88-6 |
| AD9144BCPAZ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 88 -Lead LFCSP_VQ (Variable Lead Length) | CP-88-9 |
| AD9144BCPAZRL | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 88 -Lead LFCSP_VQ (Variable Lead Length) | CP-88-9 |
| AD9144-EBZ |  | DPG3 Evaluation Board |  |
| AD9144-FMC-EBZ |  | FMC Evaluation Board |  |
| AD9144-M6720-EBZ |  | DPG3 Evaluation Board with ADRF6720 Modulator |  |

${ }^{1} \mathrm{Z}=$ RoHS Compliant Part.


[^0]:    ${ }^{1}$ As measured on the input side of the ac coupling capacitor.
    ${ }^{2}$ IEEE Standard 1596.3 LVDS compatible.
    ${ }^{3}$ PClock is the AD9144 internal processing clock and equals the lane rate $\div 40$.

[^1]:    ${ }^{1}$ SVDD12 $=1.3 \mathrm{~V}$ for all $\mathrm{f}_{\text {DAC }}=1966.08$ MSPS conditions in Table 9.

[^2]:    ${ }^{1} 0 x$ denotes a register value that the user must fill in. See the Variable and Description columns for information on selecting the correct register value.
    ${ }^{2}$ Verify that Register 0x281[0] reads back 1 after enabling the SERDES PLL to indicate that the SERDES PLL has locked.

[^3]:    ${ }^{1} \mathrm{~K}$ must be 32 in Mode 4 and Mode 9 . K can be 16 or 32 in all other modes.

[^4]:    ${ }^{1} \mathrm{~F}$ must be programmed in two places.

