# CapSense Express™ -10 Configurable IOs with Slider

## Features

- Ten configurable IOs supporting
  - CapSense slider
  - LED drive
  - Interrupt outputs
  - WAKE on interrupt input
  - User defined input/output
- 2.4V to 5.25V operating voltage
- Industrial temperature range: –40°C to +85°C
- $I^2C$ slave interface for configuration
- Reduce BOM cost
  - Internal oscillator - no external oscillators or crystal
  - Free development tool - no external tuning components
- Low operating current
  - Active current: continuous sensor scan - 1.5 mA
  - Sleep current: no scan, continuous sleep - 2.6 uA
- Available in 16-pin QFN and 16-pin SOIC packages

## Overview

The CapSense Express™ controller allows the control of ten IOs configurable as capacitive sensing buttons or as GPIOs for driving LEDs or interrupt signals based on various button conditions. The GPIOs are also configurable for waking up the device from sleep based on an interrupt input.

The user has the ability to configure buttons, outputs, and parameters through specific commands sent to the $I^2C$ port. The IOs have the flexibility in mapping to capacitive buttons and as standard GPIO functions such as interrupt output or input, LED drive and digital mapping of input to output using simple logical operations. This enables easy PCB trace routing and reduces the PCB size and stack up. CapSense Express products are designed for easy integration into complex products.

## Architecture

The logic block diagram shows the internal architecture of CY8C201A0.

The user is able to configure registers with parameters needed to adjust the operation and sensitivity of the CapSense system. CY8C201A0 supports a standard I²C serial communication interface that allows the host to configure the device and to read sensor information in real time through easy register access.

## The CapSense Express Core

The CapSense Express Core has a powerful configuration and control block. It encompasses SRAM for data storage, an interrupt controller, sleep and watchdog timers. System resources provide additional capability, such as a configurable $I^2C$ slave communication interface and various system resets. The Analog System is composed of the CapSense PSoC block and an internal 1.8V analog reference.

---

Revised February 11, 2008

## Logic Block Diagram

## Pinouts

**Figure 1. Pin Diagram - 16 QFN**



**Table 1. Pin Definitions - 16 QFN**

| Pin Number | Name | Description |
|---|---|---|
| 1 | GP0[0] | Configurable as CapSense or GPIO |
| 2 | GP0[1] | Configurable as CapSense or GPIO |
| 3 | $I^2C$ SCL | $I^2C$ clock |
| 4 | $I^2C$ SDA | $I^2C$ data |
| 5 | GP1[0] | Configurable as CapSense or GPIO |
| 6 | GP1[1] | Configurable as CapSense or GPIO |
| 7 | VSS | Ground connection |
| 8 | GP1[2] | Configurable as CapSense or GPIO |
| 9 | GP1[3] | Configurable as CapSense or GPIO |
| 10 | GP1[4] | Configurable as CapSense or GPIO |
| 11 | XRES | Active HIGH external reset with internal pull down |
| 12 | GP0[2] | Configurable as CapSense or GPIO |
| 13 | $V_{DD}$ | Supply voltage |
| 14 | GP0[3] | Configurable as CapSense or GPIO |
| 15 | CSInt | Integrating Input. The external capacitor is required only if 5:1 SNR is not achieved.Typical range is 1nf to 100nf |
| 16 | GP0[4] | Configurable as CapSense or GPIO |

**Figure 2. Pin Diagram - 16 SOIC**

```
         GP0[3] ▢  1 ○          16 ▢ V_DD
          CSInt ▢  2          15 ▢ GP0[2]
         GP0[4] ▢  3          14 ▢ XRES
         GP0[0] ▢  4   SOIC   13 ▢ GP1[4]
         GP0[1] ▢  5 (Top View) 12 ▢ GP1[3]
         I2CSCL ▢  6          11 ▢ GP1[2]
         I2CSDA ▢  7          10 ▢ V_SS
         GP1[0] ▢  8           9 ▢ GP1[1]
```

**Table 2. Pin Definitions - 16 SOIC**

| Pin Number | Name | Description |
|---|---|---|
| 1 | GP0[3] | Configurable as CapSense or GPIO |
| 2 | CSInt | Integrating Input. The external capacitor is required only if 5:1 SNR is not achieved.Typical range is 1nf to 100nf |
| 3 | GP0[4] | Configurable as CapSense or GPIO |
| 4 | GP0[0] | Configurable as CapSense or GPIO |
| 5 | GP0[1] | Configurable as CapSense or GPIO |
| 6 | $I^2C$ SCL | $I^2C$ clock |
| 7 | $I^2C$ SDA | $I^2C$ data |
| 8 | GP1[0] | Configurable as CapSense or GPIO |
| 9 | GP1[1] | Configurable as CapSense or GPIO |
| 10 | VSS | Ground connection |
| 11 | GP1[2] | Configurable as CapSense or GPIO |
| 12 | GP1[3] | Configurable as CapSense or GPIO |
| 13 | GP1[4] | Configurable as CapSense or GPIO |
| 14 | XRES | Active HIGH external reset with internal pull down |
| 15 | GP0[2] | Configurable as CapSense or GPIO |
| 16 | $V_{DD}$ | Supply voltage |

## The CapSense Analog System

The CapSense analog system contains the capacitive sensing hardware. The CapSense Successive Approximation (CSA) algorithm is supported. This hardware performs capacitive sensing and scanning without external components. Capacitive sensing is configurable on each pin.

## Additional System Resources

System resources provide additional capability useful to complete systems. Additional resources are low voltage detection and power on reset. Brief statements describing the merits of each system resource are:

■ The I$^2$C slave provides 50, 100, or 400 kHz communication over two wires.

■ Low Voltage Detection (LVD) interrupts signal the application of falling voltage levels and the advanced POR (Power On Reset) circuit eliminates the need for a system supervisor.

An internal 1.8V reference provides a stable internal reference so that capacitive sensing functionality is not affected by minor $V_{DD}$ changes.

## I$^2$C Interface

The two modes of operation for the I$^2$C interface are:

■ Device register configuration and status read or write for controller

■ Command execution

The I$^2$C address is programmable during configuration. It can be locked to prevent accidental change by setting a flag in a configuration register.

## CapSense Express Software Tool

An easy to use software tool integrated with PSoC Express is available to configure and tune CapSense Express devices. Refer to the Application Note AN42137 for details of the software tool.

## Electrical Specifications

### Absolute Maximum Ratings

| Parameter | Description | Min | Typ | Max | Unit | Notes |
|---|---|---|---|---|---|---|
| $T_{STG}$ | Storage temperature | −55 | 25 | +100 | °C | Higher storage temperatures reduce data retention time. Recommended storage temperature is +25°C ± 25°C. Extended duration storage temperatures above 65°C degrade reliability. |
| $T_A$ | Ambient temperature with power applied | −40 | – | +85 | °C | |
| $V_{DD}$ | Supply voltage on $V_{DD}$ relative to $V_{SS}$ | −0.5 | – | +6.0 | V | |
| $V_{IO}$ | DC input voltage | $V_{SS} - 0.5$ | – | $V_{DD} + 0.5$ | V | |
| $V_{IOZ}$ | DC voltage applied to tri-state | $V_{SS} - 0.5$ | – | $V_{DD} + 0.5$ | V | |
| $I_{MIO}$ | Maximum current into any GPIO pin | −25 | – | +50 | mA | |
| ESD | Electro static discharge voltage | 2000 | – | – | V | Human body model ESD |
| LU | Latch up current | – | – | 200 | mA | |

### Operating Temperature

| Parameter | Description | Min | Typ | Max | Unit | Notes |
|---|---|---|---|---|---|---|
| $T_A$ | Ambient temperature | -40 | – | +85 | °C | |
| $T_J$ | Junction temperature | -40 | – | +100 | °C | |

## DC Electrical Characteristics

### DC Chip Level Specifications

| Parameter | Description | Min | Typ | Max | Unit | Notes |
|---|---|---|---|---|---|---|
| $V_{DD}$ | Supply voltage | 2.40 | – | 5.25 | V | |
| $I_{DD}$ | Supply current | – | 1.5 | 2.5 | mA | Conditions are $V_{DD}$ = 3.0V, $T_A$ = 25°C |
| $I_{SB}$ | Sleep mode current with POR and LVD active. Mid temperature range | – | 2.6 | 4 | µA | $V_{DD}$ = 2.55V, 0°C $\leq$ $T_A$ $\leq$ 40°C |
| $I_{SB}$ | Sleep mode current with POR and LVD active. | – | 2.8 | 5 | µA | $V_{DD}$ = 3.3V, –40°C $\leq$ $T_A$ $\leq$ 85°C |
| $I_{SB}$ | Sleep mode current with POR and LVD active. | – | 5.2 | 6.4 | µA | $V_{DD}$ = 5.25V, –40°C $\leq$ $T_A$ $\leq$ 85°C |

This table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40C$\leq$TA$\leq$85C, 3.0V to 3.6V, and -40°C$\leq$TA$\leq$85°C respectively. Typical parameters apply to 5v and 3.3V at 25°C. These are for design guidance only.

### 5V and 3.3V DC General Purpose IO Specifications

| Parameter | Description | Min | Typ | Max | Unit | Notes |
|---|---|---|---|---|---|---|
| $R_{PU}$ | Pull up resistor | 4 | 5.6 | 8 | kΩ | |
| $V_{OH1}$ | High output voltage Port 0 pins | $V_{DD} - 0.2$ | – | – | V | IOH $\leq$ 10 µA, $V_{DD}$ $\geq$ 3.0V, maximum of 20 mA source current in all IOs. |
| $V_{OH2}$ | High output voltage Port 0 pins | $V_{DD} - 0.9$ | – | – | V | IOH = 1 mA, $V_{DD}$ $\geq$ 3.0V, maximum of 20 mA source current in all IOs. |
| $V_{OH3}$ | High output voltage Port 1 pins | $V_{DD} - 0.2$ | – | – | V | IOH < 10 µA, $V_{DD}$ $\geq$ 3.0V, maximum of 10 mA source current in all IOs. |
| $V_{OH4}$ | High output voltage Port 1 pins | $V_{DD} - 0.9$ | – | – | V | IOH = 5 mA, $V_{DD}$ $\geq$ 3.0V, maximum of 20 mA source current in all IOs. |
| $V_{OH5}$ | High output voltage Port 1 pins with 3.0V LDO regulator enabled | 2.75 | 3.0 | 3.2 | V | IOH < 10 µA, $V_{DD}$ $\geq$ 3.1V, maximum of 4 IOs all sourcing 5mA. |
| $V_{OH6}$ | High Output Voltage Port 1 pins with 3.0V LDO regulator | 2.2 | – | – | V | IOH = 5 mA, $V_{DD}$ $\geq$ 3.1V, maximum of 20 mA source current in all IOs. |
| $V_{OH7}$ | High Output Voltage Port 1 pins with 2.4V LDO regulator | 2.1 | 2.4 | 2.5 | V | IOH < 10 µA, $V_{DD}$ $\geq$ 3.0V, maximum of 20 mA source current in all IOs. |
| $V_{OH8}$ | High Output Voltage Port 1 pins with 2.4V LDO regulator | 2 | – | – | V | IOH < 200 µA, $V_{DD}$ $\geq$ 3.0V, maximum of 20 mA source current in all IOs. |
| $V_{OL}$ | Low output voltage | – | – | 0.75 | V | IOL = 20 mA, $V_{DD}$ > 3V, maximum of 60 mA sink current on even port pins and 60 mA sink current on odd port pins |
| $V_{IL}$ | Input low voltage | - | - | .75 | V | $V_{DD}$ 3.0 to 3.6V |
| $V_{IH}$ | Input high voltage | 1.6 | | | V | $V_{DD}$ 3.0 to 3.6V |
| $V_{IL}$ | Input low voltage | – | – | 0.8 | V | $V_{DD}$ = 3.6 to 5.25V. |
| $V_{IH}$ | Input high voltage | 2.0 | – | – | V | $V_{DD}$ = 3.6 to 5.25V. |
| $V_{H}$ | Input hysteresis voltage | – | 140 | – | mV | |
| $I_{IL}$ | Input leakage | – | 1 | – | nA | Gross tested to 1 µA. |

[+] Feedback

**5V and 3.3V DC General Purpose IO Specifications** (continued)

| Parameter | Description | Min | Typ | Max | Unit | Notes |
|---|---|---|---|---|---|---|
| $C_{IN}$ | Capacitive load on pins as input | 0.5 | 1.7 | 5 | pF | Package and pin dependent. Temp = 25°C. |
| $C_{OUT}$ | Capacitive load on pins as output | 0.5 | 1.7 | 5 | pF | Package and pin dependent. Temp = 25°C. |

## 2.7 DC General Purpose IO Specifications

This table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 2.4V to 3.0V and -40°C<$T_A$<85°C, respectively. Typical parameters apply to 2.7V at 25°C. These are for design guidance only.

| Parameter | Description | Min | Typ | Max | Unit | Notes |
|---|---|---|---|---|---|---|
| $R_{PU}$ | Pull up resistor | 4 | 5.6 | 8 | kΩ | |
| $V_{OH1}$ | High output voltage Port 0 pins | $V_{DD} - 0.2$ | – | – | V | IOH ≤ 10 μA, maximum of 10 mA source current in all IOs. |
| $V_{OH2}$ | High output voltage Port 0 pins | $V_{DD} - 0.5$ | – | – | V | IOH = 0.2 mA, maximum of 10 mA source current in all IOs. |
| $V_{OH3}$ | High output voltage Port 1 pins | $V_{DD} - 0.2$ | – | – | V | IOH < 10 μA, maximum of 10 mA source current in all IOs. |
| $V_{OH4}$ | High output voltage Port 1 pins | $V_{DD} - 0.5$ | – | – | V | IOH = 2 mA, maximum of 10 mA source current in all IOs. |
| $V_{OL}$ | Low output voltage | – | – | 0.75 | V | IOL = 10 mA, maximum of 30 mA sink current on even port pins and 30 mA sink current on odd port pins |
| $V_{OLP1}$ | Low output voltage port 1 pins | – | – | 0.4 | V | IOL=5 mA Maximum of 50 mA sink current on even port pins and 50 mA sink current on odd port pins 2.4≤$V_{DD}$≤3.6V |
| $V_{IL}$ | Input low voltage | – | – | 0.75 | V | $V_{DD}$= 3.0 to 3.6V |
| $V_{IH}$ | Input high voltage | 1.6 | – | – | V | $V_{DD}$= 3.0 to 3.6V |
| $V_{IL}$ | Input low voltage | – | – | 0.75 | V | $V_{DD}$ = 2.4 to 3.6V. |
| $V_{IH1}$ | Input high voltage | 1.4 | – | – | V | $V_{DD}$ = 2.4 to 2.7V. |
| $V_{IH2}$ | Input high voltage | 1.6 | – | – | V | $V_{DD}$ = 2.7 to 3.6V |
| $V_H$ | Input hysteresis voltage | – | 60 | – | mV | |
| $I_{IL}$ | Input leakage | – | 1 | – | nA | Gross tested to 1 μA. |
| $C_{IN}$ | Capacitive load on pins as input | 0.5 | 1.7 | 5 | pF | Package and pin dependent. Temp = 25°C. |
| $C_{OUT}$ | Capacitive load on pins as output | 0.5 | 1.7 | 5 | pF | Package and pin dependent. Temp = 25°C. |

**DC POR and LVD Specifications**

| Parameter | Description | Min | Typ | Max | Unit | Notes |
|---|---|---|---|---|---|---|
| $V_{PPOR0}$ $V_{PPOR1}$ | $V_{DD}$ Value PPOR Trip $V_{DD}$= 2.7V $V_{DD}$= 3.3V,5V | – – | 2.36 2.60 | 2.40 2.65 | V V | $V_{DD}$ must be greater than or equal to 2.5V during startup, reset from the XRES pin, or reset from Watchdog. |
| VLVD0 VLVD2 VLVD6 | $V_{DD}$ Value for LVD trip $V_{DD}$= 2.7V $V_{DD}$= 3.3V $V_{DD}$= 5V | 2.39 2.75 3.98 | 2.45 2.92 4.05 | 2.51 2.99 4.12 | V V V | |

## AC Electrical Characteristics

### 5.0V and 3.3V AC General Purpose IO Specifications

| Parameter | Description | Min | Max | Unit | Notes |
|---|---|---|---|---|---|
| TRise0 | Rise time, strong mode, Cload = 50pF, Port 0 | 15 | 80 | ns | $V_{DD}$ = 3.0V to 3.6V and 4.75V to 5.25V, 10% - 90% |
| TRise1 | Rise time, strong mode, Cload = 50pF, Port 1 | 10 | 50 | ns | $V_{DD}$ = 3.0V to 3.6V, 10% - 90% |
| TFall | Fall time, strong mode, Cload = 50pF, all ports | 10 | 50 | ns | $V_{DD}$ = 3.0V to 3.6V and 4.75V to 5.25V, 10% - 90% |

### 2.7V AC General Purpose IO Specifications

| Parameter | Description | Min | Max | Unit | Notes |
|---|---|---|---|---|---|
| TRise0 | Rise time, strong mode, Cload = 50pF, Port 0 | 15 | 100 | ns | $V_{DD}$ = 2.4V to 3.0V, 10% - 90% |
| TRise1 | Rise time, strong mode, Cload = 50pF, Port 1 | 10 | 70 | ns | $V_{DD}$ = 2.4V to 3.0V, 10% - 90% |
| TFall | Fall time, strong mode, Cload = 50pF, all ports | 10 | 70 | ns | $V_{DD}$ = 2.4V to 3.0V, 10% - 90% |

## AC I²C Specifications

| Parameter | Description | Standard Mode | | Fast Mode | | Units | Notes |
|---|---|---|---|---|---|---|---|
| | | Min | Max | Min | Max | | |
| $F_{SCL}$I²C | SCL clock frequency | 0 | 100 | 0 | 400 | kbps | Fast mode not supported for $V_{DD}$ < 3.0V |
| $T_{HDSTA}$I²C | Hold time (repeated) START condition. After this period, the first clock pulse is generated. | 4.0 | – | 0.6 | – | µs | |
| $T_{LOW}$I²C | LOW period of the SCL clock | 4.7 | – | 1.3 | – | µs | |
| $T_{HIGH}$I²C | HIGH period of the SCL clock | 4.0 | – | 0.6 | – | µs | |
| $T_{SUSTA}$I²C | Setup time for a repeated START condition | 4.7 | – | 0.6 | – | µs | |
| $T_{HDDAT}$I²C | Data hold time | 0 | – | 0 | – | µs | |
| $T_{SUDAT}$I²C | Data setup time | 250 | – | 100 | – | ns | |
| $T_{SUSTO}$I²C | Setup time for STOP condition | 4.0 | – | 0.6 | – | µs | |
| $T_{BUF}$I²C | BUS free time between a STOP and START condition | 4.7 | – | 1.3 | – | µs | |
| $T_{SP}$I²C | Pulse width of spikes suppressed by the input filter | – | – | 0 | 50 | ns | |

[+] Feedback

**Figure 3. Definition for Timing for Fast/Standard Mode on the I2C Bus**

## Ordering Information

| Ordering Code | Package Diagram | Package Type | Operating Temperature |
|---|---|---|---|
| CY8C201A0-LDX2I | 001-09116 | 16 QFN | Industrial |
| CY8C201A0-SX2I | 51-85068 | 16 SOIC | Industrial |

## Thermal Impedances by Package

| Package | Typical $\theta_{JA}$[1] |
|---|---|
| 16 QFN | 46 °C/W |
| 16 SOIC | 79.96 °C/W |

**Note**
1. $T_J = T_A + Power \times \theta_{JA}$

## Solder Reflow Peak Temperature

| Package | Minimum Peak Temperature[2] | Maximum Peak Temperature |
|---|---|---|
| 16 QFN | 240 °C | 260 °C |
| 16 SOIC | 240 °C | 260 °C |

**Note**
2. Higher temperatures may be required based on the solder melting point. Typical temperatures for solder are 220 ± 5°C with Sn-Pb or 245 ± 5°C with Sn-Ag-Cu paste. Refer to the solder manufacturer specifications.

[+] Feedback

## Package Diagram

**Figure 4. 16 Pin Chip On Pb-free 3x3 mm (Sawn) QFN (001-09116)**

DIMENSIONS IN mm MIN.

MAX.



TOP VIEW

SIDE VIEW

BOTTOM VIEW

| PART NO. | DESCRIPTION |
|----------|-------------|
| LG16A | LEAD-FREE |
| LD16A | STANDARD |

JEDEC #  MO-220

Package Weight: 0.014g

001-09116-*C

**Figure 5. 16 Pin (150-Mil) SOIC (51-85068)**



DIMENSIONS IN INCHES[MM]  MIN.
                                        MAX.

REFERENCE JEDEC MS-012

PACKAGE WEIGHT 0.15gms

| PART # | |
|--------|--|
| S16.15 | STANDARD PKG. |
| SZ16.15 | LEAD FREE PKG. |

51-85068-*B

[+] Feedback

## Document History Page

| Document Title: CY8C201A0 CapSense Express™ -10 Configurable IOs with Slider <br> Document Number: 001-17349 | | | | |
|---|---|---|---|---|
| **REV.** | **ECN.** | **Issue Date** | **Orig. of Change** | **Description of Change** |
| ** | 1494145 | See ECN | TUP/AESA | New Datasheet |
| *A | 1773608 | See ECN | TUP/AESA | Removed table - 3V DC General Purpose IO Specifications <br> Updated Logic Block Diagram <br> Updated table - DC POR and LVD Specifications <br> Updated table - DC Chip Level Specifications <br> Updated table - 5V and 3.3V DC General Purpose IO Specifications <br> Updated table - 2.7V DC General Purpose IO Specifications <br> Updated table - AC GPIO Specifications and split it into two tables for 5V/3.3V and 2.7V <br> Added section on CapSense Express™ Software tool <br> Updated 16-QFN Package Diagram |
| *B | 2091026 | See ECN | DZU/MOHD /AESA | Updated table-DC Chip Level Specifications <br> Updated table-Pin Definitions 16 pin QFN <br> Updated table-Pin Definitions 16 pin SOIC <br> Updated table-5V and 3.3V DC General Purpose IO Specifications <br> Updated table - 2.7V DC General Purpose IO Specifications <br> Changed definition for Timing for Fast/Standard Mode on the I2C Bus diagram |

[+] Feedback